

PHOTO DIODE SIGNAL PROCESSOR FOR COMPACT DISC PLAYERS

GENERAL DESCRIPTION

The TDA8808 is a bipolar integrated circuit designed for use in compact disc players with a single spot read-out system. It amplifies the photo-diode signals and processes the error signals for the focus- and radial control network.

Features

- Data amplifier with equalizer and AGC
- Offset-free pre-amplifier with AGC for the servo signals
- Trackloss and drop-out detection
- Start-up procedure for focus
- Normalizing focus error output signal to minimize radial error interference
- Laser supply amplifier and reference source
- Both TDA8808T and TDA8808AT versions suitable for car, portable and home applications
- Single and dual supply application
- Focus in-lock signal; ready signal output (RD)


QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply						
Supply voltage range		V_P	4,5	5,0	5,5	V
External voltage range		V_{ext}	-5,5	-5,0	0	V
TDA8808T		V_{ext}	V_P	10	12	V
TDA8808AT						
Quiescent supply current	$Si/\overline{RD} = 0\text{ V}$	I_Q	7,5	10	12,5	mA
HF input current (peak-to-peak value)	$f_{HFin} = 100\text{ kHz}$	$I_{HFin(p-p)}$	3	—	10	μA
LF input current (for each diode input)		I_D	0	—	6	μA
Laser supply output current	$Si/\overline{RD} = \text{HIGH Z}$	I_{LO}	-8	-4	-2	mA
Operating ambient temperature range		T_{amb}	-30	—	+85	$^{\circ}\text{C}$

PACKAGE OUTLINE

28-lead mini-pack; plastic (SO28; SOT136A).

TDA8808T
TDA8808AT



7224010

Fig. 1 Block diagram.

PINNING




Fig. 2 Pinning diagram.

TDA8808T TDA8808AT

Pin functions

pin	mnemonic	description
1	GCHF	Gain control input of HF amplifier. Current output from HF amplitude detector
2	Vp	Positive supply voltage
3	HFout	HF amplifier and equalizer voltage output
4	DET	HF detector voltage input
5	Sc	Starting up capacitor input
6	Si/ $\overline{\text{RD}}$	On/off control (start input); ready signal output (starting up procedure successful)
7	Beq	Equalizer reference current input
8	Bgc	DC and LF gain control reference current input
9	FOC START	Focus normalizing circuit starting current
10	PLLH	PLL on hold output
11	$\overline{\text{TL}}$	Track loss output
12	$\overline{\text{DODS}}$	Drop out detector suppression input
13	Vext	TDA8808T Negative supply connection for FE and FElag output stage; also substrate connection TDA8808AT Positive supply connection for FE and FElag output stage
14	LPF	Low pass filter for I_{ret} , used in track loss ($\overline{\text{TL}}$) detector and LF gain control
15	FE	Current output of normalized, switched focus error signal
16	FElag	Current output of switched focus error signal, intended for lag network.
17	LO	Laser amplifier current output
18	LM	Laser monitor diode input
19	GCLF	Gain control input for AC and LF amplifiers. Current output from LF amplitude detector
20	Re2	Summation of amplified currents from D3 and D4
21	Re1	Summation of amplified currents from D1 and D2
23, 22	D1, D2	Current inputs to DC and LF photo diode amplifier
24, 25	D3, D4	Current inputs to DC and LF photo diode amplifier
26	HFin	Current input to HF amplifier
27	GND	Ground connection of device; also substrate connection for TDA8808AT
28	DEC	Decoupling input (internal bypass)

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage ranges (see Fig. 3)				
TDA8808T				
pin 2 to pin 13	$V_P - V_{(ext)}$	-0,3	13	V
pin 27 to pin 13	$V_{GND} - V_{(ext)}$	-0,3	13	V
TDA8808AT				
pin 13 to 27	$V_{ext} - V_{GND}$	-0,3	13	V
pin 2 to pin 27	$V_P - V_{GND}$	-0,3	13	V
Output voltage ranges				
except FE and FE_{lag}	V_O	0	V_P	V
FE and FE_{lag} (TDA8808T)	V_O	V_{ext}	V_P	V
FE and FE_{lag} (TDA8808AT)	V_O	V_{GND}	V_{ext}	V
LM (open loop)	V_O	V_{GND}	V_P	V
Total power dissipation	P_{tot}	see Fig. 4		
Storage temperature range	T_{stg}	-55	+ 150	°C
Operating ambient temperature range	T_{amb}	-30	+ 85	°C
Operating junction temperature	T_j	—	150	°C

THERMAL RESISTANCE

From junction to ambient

 $R_{th\ j-a}$

= 140 K/W




Fig. 3 Supply voltages; (a) TDA8808T, (b) TDA8808AT.




Fig. 4 Power derating curve.

TDA8808T TDA8808AT

CHARACTERISTICS

$V_P = +5\text{ V}$; $V_{GND} = 0\text{ V}$; $V_{ext} = -5\text{ V}$ (TDA8808T); $V_{ext} = +10\text{ V}$ (TDA8808AT);
 $V_{RE1} = V_{RE2} = 3,5\text{ V}$; $V_{FE} = V_{FElag} = 0\text{ V}$ (TDA8808T); $V_{FE} = V_{FElag} = 5\text{ V}$ (TDA8808AT);
 $R_{FOC\ START} = 3,3\text{ k}\Omega$; $I_{Beq} = I_{Bgc} = 50\text{ }\mu\text{A}$ (current sources); $T_{amb} = 25\text{ }^\circ\text{C}$; all voltages
measured with respect to V_{GND} , unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply						
Supply voltage range	$V_{Si}/\overline{RD} = 0\text{ V}$	V_P	4,5	5,0	5,5	V
External voltage range		V_{ext}	-5,5	-5,0	0	V
TDA8808T		V_{ext}	V_P	10	12	V
TDA8808AT		I_Q	7,5	10	12,5	mA
Quiescent supply current						
Reference input (Beq)						
Input voltage level		V_{Beq}	500	560	620	mV
Input current		I_{Beq}	—	-50	—	μA
Reference input (Bgc)						
Input voltage level		V_{Bgc}	1,15	1,25	1,35	V
Input current		I_{Bgc}	—	-50	—	μA
Decoupling input (DEC)						
Input voltage level		V_{DEC}	—	$V_P-1,4$	—	V
Input impedance		$ Z_{DEC} $	—	2	—	k Ω
HF input (HFin)						
Input voltage level	$f_{HFin} = 100\text{ kHz}$	V_{HFin}	—	1,4	—	V
HF input current (peak-to-peak value)		$I_{HFin(p-p)}$	3	—	10	μA
Input impedance		$ Z_{HFin} $	0,5	1	2	k Ω
HF part						
DC characteristics						
Gain ($G1$) = $\frac{\Delta V_{HFout}}{\Delta I_{HFin}}$	$I_{HFin} = \pm 1\text{ }\mu\text{A}$					
Maximum gain	$V_{GCHF} = 4\text{ V}$	$G1(\text{max})$	390	480	570	mV/ μA
Minimum gain	$V_{GCHF} = 1,5\text{ V}$	$G1(\text{min})$	-5	0	5	mV/ μA

parameter	conditions	symbol	min.	typ.	max.	unit
HF part (continued)						
AC characteristics						
Gain (G_2) = $20 \log \frac{V_{O1}}{V_{O2}}$	note 1	G_2	2	3,5	5	dB
Gain (G_3) = $20 \log \frac{V_{O1}}{V_{O2}}$	note 2	G_3	4	5,5	7	dB
Phase of input/output signal at 1 MHz	note 3	ϕ	—	$\pi/2$	—	rad.
Group delay at $f_{HFin} = 300 \text{ kHz} + \Delta f$	note 3	τ_{300}	—	290	—	ns
Flatness between 0,1 and 1 MHz	note 3	$\Delta\tau$	*	9	*	ns
HF output (HFout)						
Output voltage at $I_{HFin} = 0$	$V_{GCHF} = 4 \text{ V}$	V_{HFout}	1,5	2,4	3,3	V
Output voltage (peak-to-peak value) at $I_{HFin(p-p)} = 7 \mu\text{A}$	note 4	$V_{O1(p-p)}$	1	1,20	—	V
at $I_{HFin(p-p)} = 4 \text{ to } 10 \mu\text{A}$	note 5	$V_{O(p-p)}$	—20%	M_1	+20%	V
Output impedance		$ Z_{HFout} $	—	60	—	Ω
HF detector input (DET)						
DC voltage level	see Fig. 5 $I_{DET} = 0$	V_{DET0}	—	2,2	—	V
Positive reference voltage V_{DET} to V_{DET0}		V_{refp}	—10%	540	+10%	mV
Negative reference voltage V_{DET} to V_{DET0}		V_{refn}	—5%	$-V_{refp}$	+5%	mV
Input impedance		$ Z_{DET} $	—	9	—	$k\Omega$

* Value to be fixed.

CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Gain control (GCHF)						
Input voltage for:						
minimum HF gain		V _{GCHF}	—	1,8	—	V
maximum HF gain		V _{GCHF}	—	3,4	—	V
Input impedance at V _{GCHF} = 1,5 to 4 V		Z _{GCHF}	—	25	—	MΩ
Output current (see Fig. 5)						
$\Delta V_{DET} < V_{refn}$ or $\Delta V_{DET} > V_{refp}$	$\overline{DODS} = \text{LOW}$	I _{GCHF}	90	100	110	μA
$\Delta V_{DET} < V_{refn}$ or $\Delta V_{DET} > V_{refp}$	$\overline{DODS} = \text{HIGH}$	I _{GCHF}	86	96	106	μA
$V_{refn} < \Delta V_{DET} < V_{DETn1}$ or $V_{DETP1} < \Delta V_{DET} < V_{refp}$	$\overline{DODS} = \text{LOW}$	I _{GCHF}	−0,65	−0,35	−0,2	μA
$V_{refn} < \Delta V_{DET} < V_{DETn1}$ or $V_{DETP1} < \Delta V_{DET} < V_{refp}$	$\overline{DODS} = \text{HIGH}$	I _{GCHF}	−5,0	−4,4	−3,8	μA
$V_{DETn1} < \Delta V_{DET} < V_{DETP1}$	$\overline{DODS} = X^*$	I _{GCHF}	−0,65	−0,35	−0,2	μA
V _{DETP1} /V _{refp} ; V _{DETn1} /V _{refn}			10	12,5	15	%
PLLH output (pin 10)						
Output voltage LOW						
I _{PLLH} = 400 μA (sink current)		V _{PLLHL}	—	—	0,4	V
Output voltage HIGH						
I _{PLLH} = −50 μA (source current)		V _{PLLHH}	2,4	—	—	V
Output sink current		I _{PLLH}	0,5	1,5	—	mA
Output source current		I _{PLLH}	—	−100	−50	μA
Threshold total LF current		I _{DT1}	—	2,0	—	μA
V _{DETP2} /V _{refp} ; V _{DETn2} /V _{refn}	V _{GCLF} = 3,5 V		57,5	62,5	67,5	%
LF photo diode inputs (pins 22 to 25)						
(values given for each input)						
DC voltage level		V _D	—	1,2	—	V
Input current range		I _D	0	—	6	μA
Input impedance at 1 MHz	I _D = 1 μA	Z _D	—	10	—	kΩ

* X = don't care.

parameter	conditions	symbol	min.	typ.	max.	unit
LF gain						
Maximum DC gain						
for: $A_1 = \left \frac{I_{Re1}}{I_{D1} + I_{D2}} \right $;	$V_{GCLF} = 3,5 \text{ V}$					
$I_{D3} = I_{D4} = 0$						
at $I_{D1} = 0 \mu A$; $I_{D2} = 1 \mu A$		A11	$S_1 - 10\%$	S_1	S_1	
at $I_{D1} = 1 \mu A$; $I_{D2} = 0 \mu A$		A12	S_1 or 55	S_1	S_1	
for: $A_2 = \left \frac{I_{Re2}}{I_{D3} + I_{D4}} \right $;	$V_{GCLF} = 3,5 \text{ V}$					
$I_{D1} = I_{D2} = 0$						
at $I_{D3} = 0 \mu A$; $I_{D4} = 1 \mu A$		A21	$S_1 - 10\%$	S_1	S_1	
at $I_{D3} = 1 \mu A$; $I_{D4} = 0 \mu A$		A22	S_1 or 55	S_1	S_1	
S ₁ mean value of A ₁₁ , A ₁₂ , A ₂₁ , A ₂₂			55	64	84	
Minimum DC gain						
for: $A_3 = \left \frac{I_{Re1}}{I_{D1} + I_{D2}} \right $;	$V_{GCLF} = 0,8 \text{ V}$					
$I_{D3} = I_{D4} = 0$						
at $I_{D1} = 0 \mu A$; $I_{D2} = 1 \mu A$		A31	S ₂ - 1	S ₂	S ₂ +1	
at $I_{D1} = 1 \mu A$; $I_{D2} = 0 \mu A$		A32	S ₂ - 1	S ₂	S ₂ +1	
for: $A_4 = \left \frac{I_{Re2}}{I_{D3} + I_{D4}} \right $;	$V_{GCLF} = 0,8 \text{ V}$					
$I_{D1} = I_{D2} = 0$						
at $I_{D3} = 0 \mu A$; $I_{D4} = 1 \mu A$		A41	S ₂ - 1	S ₂	S ₂ +1	
at $I_{D3} = 1 \mu A$; $I_{D4} = 0 \mu A$		A42	S ₂ - 1	S ₂	S ₂ +1	
S ₂ mean value of A ₃₁ , A ₃₂ , A ₄₁ , A ₄₂			-0,1	0,7	3	

CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit	
LF gain (continued)							
AC gain for:							
$G_4 = 20 \log P_1$; $I_{D3} = I_{D4} = 0$ at $I_{D1} = 0$; $I_{D2(p-p)} = 1 \mu A + 2 \mu ADC$	note 6	G_4	-4,5	-3	-1,5	dB	
at $I_{D1(p-p)} = 1 \mu A + 2 \mu ADC$; $I_{D2} = 0$	note 6	G_4	-4,5	-3	-1,5	dB	
$G_5 = 20 \log P_2$; $I_{D1} = I_{D2} = 0$ at $I_{D3} = 0$; $I_{D4(p-p)} = 1 \mu A + 2 \mu ADC$	note 7	G_5	-4,5	-3	-1,5	dB	
at $I_{D3(p-p)} = 1 \mu A + 2 \mu ADC$; $I_{D4} = 0$	note 7	G_5	-4,5	-3	-1,5	dB	
Gain control (GCLF)							
Input voltage for:							
minimum LF gain		V_{GCLF}	—	1	—	V	
maximum LF gain		V_{GCLF}	—	2,8	—	V	
Input impedance		$ Z_{GCLF} $	—	25	—	MΩ	
Threshold total LF current		I_{DT3}	—	1,6	—	mA	
Output current (see Fig. 7)							
$\Delta V_{DET} < V_{DETn2}$ or $\Delta V_{DET} > V_{DETP2}$	$I_{DT} < I_{DT3}$	I_{GCLF}	—	-0,6 I_{Bgc}	± 10	μA	
	$I_{DT} > I_{DT3}$; note 8	I_{GCLF}	S_6-10	S_6	S_6+10	μA	
$V_{DETn2} < \Delta V_{DET} < V_{DETP2}$		I_{GCLF}	—	-0,2 I_{Bgc}	± 2	μA	
Re1, Re2 outputs (pin 21, pin 20)							
Output current							
at $I_{D1} = I_{D2} = 1 \mu A$; $I_{D3} = I_{D4} = 0$	$V_{GCLF} = 3,5 V$	I_{Re1}	110	128	168	μA	
at $I_{D1} = I_{D2} = I_{D3} = I_{D4} = 0$		I_{Re1}	—	0	—	μA	
at $I_{D1} = I_{D2} = 0$; $I_{D3} = I_{D4} = 1 \mu A$		I_{Re2}	110	128	168	μA	
at $I_{D1} = I_{D2} = I_{D3} = I_{D4} = 0$		I_{Re2}	—	0	—	μA	
Output voltage							
pin 21		V_{Re1}	1	—	V_p	V	
pin 20		V_{Re2}	1	—	V_p	V	
Output impedance							
pin 21		$ Z_{Re1} $	—	1	—	MΩ	
pin 20		$ Z_{Re2} $	—	1	—	MΩ	

parameter	conditions	symbol	min.	typ.	max.	unit
Reference current (I_{ret})						
$I_{ret} = I_{Re1} = I_{Re2}$	note	I_{ret}	200	220	240	μA
LPF output (pin 14)						
DC voltage level	note 9	V_{LPF}	$V_P - 2,1$	$V_P - 1,7$	$V_P - 1,4$	V
Input impedance		$ Z_{LPF} $	—	3	—	k Ω
FOC START input (pin 9)						
Start current (ST) for FE ($-I_{FOC START} = I_{ST}$)	$S_i/\overline{RD} = \text{HIGH Z}$ $S_i/\overline{RD} = \text{LOW}$	I_{ST} I_{ST}	75 —	150 0	500 —	μA μA
Start voltage (ST) for FE ($V_{FOC START} = V_{ST}$)	$S_i/\overline{RD} = \text{HIGH Z}$ $S_i/\overline{RD} = \text{LOW}$	V_{ST} V_{ST}	430 -20	530 0	630 20	mV mV
FEIag output (pin 16)	see Fig. 8					
Output voltage						
TDA8808T		V_{FEIag}	$V_{ext} + 1,5$	—	$V_P - 1,5$	V
TDA8808AT		V_{FEIag}	+1,5	—	$V_{ext} - 1,5$	V
Output impedance		$ Z_{FEIag} $	—	8	—	M Ω
Output current	$S_i/\overline{RD} = \text{HIGH Z};$ $V_{GCLF} = 3,5 \text{ V}$					
$I_{D1} = I_{D2} = I_{D3} = I_{D4} = 1 \mu A$	$V_{Sc} = V_P$	$I_{FEIag} = I_O$	-10	0	+10	μA
$I_{D2} = I_{D3} = 1 \mu A;$ $I_{D1} = I_{D4} = 2 \mu A$	$V_{Sc} = V_P$	I_{FEIag}	-10%	-2S1 +I_O	+10%	μA
$I_{D2} = I_{D3} = 2 \mu A;$ $I_{D1} = I_{D4} = 1 \mu A$	$V_{Sc} = V_P$	I_{FEIag}	-10%	-2S1 +I_O	+10%	μA
$I_{D2} = I_{D3} = 2 \mu A;$ $I_{D1} = I_{D4} = 1 \mu A$	$V_{Sc} = 1,5 \text{ V}$	I_{FEIag}	-5	0	+5	μA
$I_{D2} = I_{D3} = 1 \mu A;$ $I_{D1} = I_{D4} = 2 \mu A$	$V_{Sc} = 1,5 \text{ V}$	I_{FEIag}	-5	0	+5	μA

CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
FE output (pin 15)	see Fig. 8					
Output voltage		V_{FE}	$V_{ext}+1,5$	—	$V_p-1,5$	V
TDA8808T		V_{FE}	+1,5	—	$V_{ext}-1,5$	V
TDA8808AT		$ Z_{FE} $	—	8	—	M Ω
Output impedance						
Output current	note 10					
$I_{D1} = I_{D4} = 2 \mu A$; $I_{D2} = I_{D3} = 1 \mu A$	$V_{Sc} = 0$	I_{FE}	-10%	$-2S_1-134-I_{ST}$	+10%	μA
$I_{D1} = I_{D4} = 1 \mu A$; $I_{D2} = I_{D3} = 2 \mu A$	$V_{Sc} = 0$	I_{FE}	-10%	$-4S_1-67-I_{ST}$	+10%	μA
$I_{D1} = I_{D4} = 2 \mu A$; $I_{D2} = I_{D3} = 1 \mu A$	$V_{Sc} = 1,25 V$	I_{FE}	-10%	$-2S_1-134+I_{ST}$	+20%	μA
$I_{D1} = I_{D4} = 1 \mu A$; $I_{D2} = I_{D3} = 2 \mu A$	$V_{Sc} = 1,25 V$	I_{FE}	-10%	$-4S_1-67+I_{ST}$	+20%	μA
$I_{D1} = I_{D4} = 2 \mu A$; $I_{D2} = I_{D3} = 1 \mu A$	$V_{Sc} = 1,75 V$	I_{FE}	-20%	$-2S_1+67+I_{ST}$	+10%	μA
$I_{D1} = I_{D4} = 1 \mu A$; $I_{D2} = I_{D3} = 2 \mu A$	$V_{Sc} = 1,75 V$	I_{FE}	-10%	$-4S_1-67+I_{ST}$	+20%	μA
$I_{D1} = I_{D4} = 2 \mu A$; $I_{D2} = I_{D3} = 1 \mu A$	$V_{Sc} = V_p$	$I_{FE} = S_6$	-20%	67	+20%	μA
$I_{D1} = I_{D4} = 1 \mu A$; $I_{D2} = I_{D3} = 2 \mu A$	$V_{Sc} = V_p$	I_{FE}	-15%	$-S_6$	+15%	μA
$I_{D1} = I_{D2} =$ $I_{D3} = I_{D4} = 1 \mu A$	$V_{Sc} = V_p$	I_{FE}	-10	0	+10	μA
$I_{D1} = I_{D2} =$ $I_{D3} = I_{D4} = 0$	$V_{Sc} = V_p$	I_{FE}	-5	0	+5	μA

parameter	conditions	symbol	min.	typ.	max.	unit
DODS logic input (pin 12)						
Switching levels						
input voltage LOW		$V_{\overline{DODS}}$	—	—	+0,8	V
input voltage HIGH		$V_{\overline{DODS}}$	+2	—	—	V
Input source current		$I_{\overline{DODS}}$	—35	—25	—15	μA
Starting input (S_i)						
	see Fig. 9					
Output voltage	$S_i/\overline{RD} = \text{LOW}$	V_{Sc}	—	0	—	V
Output voltage	$S_i/\overline{RD} = \text{HIGH Z}$	V_{Sc}	—	—	$V_p - 0,5$	V
Output impedance		Z_{ScI}	—	*	—	$M\Omega$
Output source current	$S_i/\overline{RD} = \text{HIGH Z};$ $V_{Sc} = 1,5 \text{ V}$	I_{Sc}	—1,2	—1	—0,8	μA
Output sink current	$S_i/\overline{RD} = \text{LOW}$	I_{Sc}	0,5	1,2	2,0	mA
$S_i/\overline{RD}$ logic input/output						
(pin 20)	see Fig. 9					
Voltage "forced LOW"	$I_{S_i/\overline{RD}} = 400 \mu A;$ $V_{Sc} = 2,5 \text{ V};$ $V_{GCLF} < 2,8 \text{ V}$	$V_{S_i/\overline{RD}}$	—	0,15	0,4	V
Switching levels						
input voltage LOW		$V_{S_i/\overline{RD}}$	—	—	+0,8	V
input voltage HIGH Z	$I_{S_i/\overline{RD}} = -5 \mu A$	$V_{S_i/\overline{RD}}$	2,4	2,8	—	V
Input source current LOW		$I_{S_i/\overline{RD}}$	—35	—25	—15	μA
$\overline{TL}$ logic output (pin 11)						
	see Fig. 6					
Output voltage level LOW	$I_{\overline{TL}} = 400 \mu A;$ (sink current)	$V_{\overline{TL}}$	—	0,15	0,4	V
Output voltage level HIGH	$I_{\overline{TL}} = -50 \mu A;$ (source current)	$V_{\overline{TL}}$	2,4	—	—	V
Threshold total LF current	I_{DT2}		—	3,9	—	μA
Output voltage	DODS = HIGH ($\geq 2,4 \text{ V}$)					
$\Delta V_{DET} < V_{DETn2}$ or $\Delta V_{DET} > V_{DETp2}$	I_{DT} don't care	$V_{\overline{TL}}$	2,4	—	—	V
$V_{DETn1} < \Delta V_{DET} < V_{DETp1}$	I_{DT} don't care	$V_{\overline{TL}}$	2,4	—	—	V
$V_{DETn2} < V_{DET} < V_{DETn1}$ or $V_{DETp1} < \Delta V_{DET} < V_{DETp2}$	$I_{DT} < I_{DT2}$	$V_{\overline{TL}}$	2,4	—	—	V
$V_{DETn2} < V_{DET} < V_{DETn1}$ or $V_{DETp1} < V_{DET} < V_{DETp2}$	$I_{DT} > I_{DT2}$	$V_{\overline{TL}}$	—	0,15	0,4	V

* Value to be fixed.

CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
TL logic output (continued)						
Output voltage	$\overline{\text{DODS}} = \text{LOW}$ ($\leq 0,8 \text{ V}$)					
$\Delta V_{\text{DET}} < V_{\text{DETn2}}$ or $\Delta V_{\text{DET}} > V_{\text{DETP2}}$	I_{DT} don't care	$V_{\overline{\text{TL}}}$	2,4	—	—	V
$V_{\text{DETn2}} < \Delta V_{\text{DET}} < V_{\text{DETP2}}$	$I_{\text{DT}} < I_{\text{DT2}}$	$V_{\overline{\text{TL}}}$	2,4	—	—	V
$V_{\text{DETn2}} < \Delta V_{\text{DET}} < V_{\text{DETP2}}$	$I_{\text{DT}} > I_{\text{DT2}}$	$V_{\overline{\text{TL}}}$	—	0,15	0,4	V
Output sink current	$V_{\overline{\text{TL}}} = \text{LOW}$	$I_{\overline{\text{TL}}}$	1	2,2	—	mA
Output source current	$V_{\overline{\text{TL}}} = \text{HIGH}$	$I_{\overline{\text{TL}}}$	—	—100	—50	μA
Delay times (see Fig. 10)		τ_1	7	8,5	10	μs
	see Fig. 6	τ_2	$\tau_1 - 15\%$ or 6,5	—	$\tau_1 + 5\%$ or 10	μs
		τ_3	7	8,5	10	μs
		τ_4	$\tau_3 - 10\%$ or 7	—	$\tau_3 + 10\%$ or 10	μs
LO output (pin 17)						
Output voltage		V_{LO}	—	—	$V_{\text{p}} - 0,5$	V
Output impedance		$ Z_{\text{LO}} $	—	95	—	k Ω
Output leakage current	$\text{Si}/\overline{\text{RD}} = \text{LOW}$	I_{LO}	—10	—0,1	0	μA
Maximum output current	$\text{Si}/\overline{\text{RD}} = \text{HIGH Z}$	I_{LO}	—8	—4	—2	mA
LM input (pin 18)						
Input voltage	closed loop	V_{LM}	185	205	225	mV
Input bias current		I_{LM}	—2	—	—	μA
Laser supply						
Transconductance						
For DC (note 11)	$\text{Si}/\overline{\text{RD}} = \text{HIGH Z}$	G_{LDC}	—	0,5	—	A/V
	$\text{Si}/\overline{\text{RD}} = \text{LOW}$	G_{LDC}	—	0	—	A/V
For AC (note 12) delay time		τ_{LO}	—	*	—	ns

* Value to be fixed.

Notes to the characteristics

1. Voltage output signal V_{O1} measured at $f_{HFin} = 700 \text{ kHz}$; $I_{HFin(p-p)} = 7 \mu\text{A}$; $V_{GCHF} = 2,4 \text{ V}$.
Voltage output signal V_{O2} measured at $f_{HFin} = 100 \text{ kHz}$; $I_{HFin(p-p)} = 7 \mu\text{A}$; $V_{GCHF} = 2,4 \text{ V}$.
2. Voltage output signal V_{O1} measured at $f_{HFin} = 1 \text{ MHz}$; $I_{HFin(p-p)} = 7 \mu\text{A}$; $V_{GCHF} = 2,4 \text{ V}$.
Voltage output signal V_{O2} measured at $f_{HFin} = 100 \text{ kHz}$; $I_{HFin(p-p)} = 7 \mu\text{A}$; $V_{GCHF} = 2,4 \text{ V}$.
3. Phase of input/output signal, group delay and flatness measured at $I_{HFin(p-p)} = 1 \mu\text{A}$; $V_{GCHF} = 4 \text{ V}$.

$$\text{Group delay: } \tau = \frac{d\phi}{d\omega}; \Delta f \approx 50 \text{ kHz.}$$

$$\text{Flatness: } \Delta\tau = \tau_{\max} - \tau_{\min}.$$

4. HF part output voltage for closed loop conditions; $f_{HFin} = 500 \text{ kHz}$.
5. HF part output voltage for closed loop conditions; $f_{HFin} = 0,1$ to 1 MHz .
 M_1 is the measured value of V_{O1} .

$$6. P_1 \text{ is the measured value of } \frac{I_{Re1} (1)}{I_{D1} (1) + I_{D2} (1)} \cdot \frac{I_{D1} (2) + I_{D2} (2)}{I_{Re1} (2)}$$

Where:

(1) are the current levels at $f_i = 25 \text{ kHz}$.

(2) are the current levels at $f_i = 1 \text{ kHz}$.

Measurement taken at $V_{GCLF} = 3,5 \text{ V}$.

$$7. P_2 \text{ is the measured value of } \frac{I_{Re2} (1)}{I_{D3} (1) + I_{D4} (1)} \cdot \frac{I_{D3} (2) + I_{D4} (2)}{I_{Re2} (2)}$$

Where:

(1) are the current levels at $f_i = 25 \text{ kHz}$.

(2) are the current levels at $f_i = 1 \text{ kHz}$.

Measurement taken at $V_{GCLF} = 3,5 \text{ V}$.

$$8. S_6 \text{ is the measured value of } S_1 \cdot \frac{I_{DT}}{4} - 1,1 I_{Bgc}$$

Measurement taken at $V_{GCLF} = 3,5 \text{ V}$.

9. LF part reference current I_{ret} and low-pass filter output voltage for closed loop conditions.
Measurement taken at $I_{DT} > I_{DT3}$; $\Delta V_{DET} < V_{DETn2}$ or $\Delta V_{DET} > V_{DETP2}$.
10. FE output current measured at $V_{GCLF} = 3,5 \text{ V}$ and $Si/\bar{RD} = \text{HIGH } Z$; $I_{ST} = \frac{V_{FOC \text{ START}}}{R_{FOC \text{ START}}}$.
11. Laser supply transconductance for DC
 $G_{LDC} = \frac{\Delta I_{LO}}{\Delta V_{LM}} \quad (0 < -I_{LO} < 2 \text{ mA}).$
12. Laser supply transconductance for AC
 $G_{LAC} = G_{LO} \cdot \frac{1}{1 + S \cdot \tau_{LO}}$

Where: S is the laplace operator in the frequency domain.





Fig. 5 HF gain control current (I_{GCHF}) as a function of input voltage ΔV_{DET} .



7224003

(1)

—— $I_{DT} > I_{DT1}$ ----- $I_{DT} < I_{DT1}$

$$I_{DT} = I_{D1} + I_{D2} + I_{D3} + I_{D4}$$

$$I_{DT1} = 2,67 I_{Bgc}/S_1$$

$$I_{DT2} = 5 I_{Bgc}/S_1$$


 S_1 = average maximum LF gain

(2)

—— $I_{DT} > I_{DT2}$ ----- $I_{DT} < I_{DT2}$ DODS = LOW

(3)

—— $I_{DT} > I_{DT2}$ ----- $I_{DT} < I_{DT2}$ DODS = HIGHFig. 6 $\overline{TL}$ voltage as a function of input voltage ΔV_{DET} .



----- $I_{DT} > I_{DT3}$


——— $I_{DT} < I_{DT3}$

$I_{DT} = I_{D1} + I_{D2} + I_{D3} + I_{D4}$

$I_{DT3} \approx 2 I_{Bgc}/S_1$

S_1 = average maximum LF gain

Fig. 7 LF gain control current (I_{GCLF}) as a function of input voltage ΔV_{DET} .




7224005

$$\begin{aligned}
 I_{ST} &= -I_{FOC \text{ START}} \\
 I_{cont} &= 2 I_{Bgc} \text{ if } I_{DT} > I_{DT3} \\
 I_{cont} &= I_{DT} \times S_1 \text{ if } I_{DT} < I_{DT3} \\
 I_{DT} &= I_{D1} + I_{D2} + I_{D3} + I_{D4} \\
 I_{DT3} &= 2 I_{Bgc} / S_1 \\
 S_1 &= \text{average maximum LF gain} \\
 (1+4)NN &= \text{not normalized currents} = (I_{D1} + I_{D4}) S_1 \\
 (2+3)NN &= \text{not normalized currents} = (I_{D2} + I_{D3}) S_1 \\
 (1+4)N &= \text{normalized currents} = \left(\frac{I_{D1}}{I_{D1} + I_{D2}} + \frac{I_{D4}}{I_{D3} + I_{D4}} \right) \times I_{cont} \\
 (2+3)N &= \text{normalized currents} = \left(\frac{I_{D2}}{I_{D1} + I_{D2}} + \frac{I_{D3}}{I_{D3} + I_{D4}} \right) \times I_{cont} \\
 V_j &\text{ is the junction voltage (0,7 V typ.).}
 \end{aligned}$$

Fig. 8 FElag current output as a function of starting voltage input (V_{Sc}).

7Z24006




RD : Si/ $\overline{\text{RD}}$ forced LOW for ready signal

— $V_{\text{GCLF}} < 2,8 \text{ V}$

----- $V_{\text{GCLF}} > 3,5 \text{ V}$

V_j is the junction voltage (0,7 V typ.)

Fig. 9 Si/ $\overline{\text{RD}}$ signal as a function of V_{Sc} .



7Z24007

Fig. 10 Delay times between ΔV_{DET} and V_{TL} .