

Smart Four Channel Highside Power Switch

Features

- Overload protection
- Current limitation
- Short-circuit protection
- Thermal shutdown
- Overvoltage protection (including load dump)
- Fast demagnetization of inductive loads
- Reverse battery protection¹⁾
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- Open drain diagnostic output
- Open load detection in ON-state
- CMOS compatible input
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge (ESD) protection

Application

- μC compatible power switch with diagnostic feedback for 12 V and 24 V DC grounded loads
- All types of resistive, inductive and capacitive loads
- Replaces electromechanical relays and discrete circuits

General Description

N channel vertical power FET with charge pump, ground referenced CMOS compatible input and diagnostic feedback, monolithically integrated in Smart SIPMOS™ technology. Fully protected by embedded protection functions.


Pin Definitions and Functions

Pin	Symbol	Function
1,10, 11,12, 15,16, 19,20	V _{bb}	Positive power supply voltage. Design the wiring for the simultaneous max. short circuit currents from channel 1 to 4 and also for low thermal resistance
3	IN1	Input 1 .. 4, activates channel 1 .. 4 in case of logic high signal
5	IN2	
7	IN3	
9	IN4	
18	OUT1	Output 1 .. 4, protected high-side power output of channel 1 .. 4. Design the wiring for the max. short circuit current
17	OUT2	
14	OUT3	
13	OUT4	
4	ST1/2	Diagnostic feedback 1/2 of channel 1 and channel 2, open drain, low on failure
8	ST3/4	Diagnostic feedback 3/4 of channel 3 and channel 4, open drain, low on failure
2	GND1/2	Ground 1/2 of chip 1 (channel 1 and channel 2)
6	GND3/4	Ground 3/4 of chip 2 (channel 3 and channel 4)

Product Summary

Overvoltage Protection	V _{bb(AZ)}	43	V
Operating voltage	V _{bb(on)}	5.0 ... 34	V
active channels:	one	two parallel	four parallel
On-state resistance R _{ON}	100	50	25 mΩ
Nominal load current I _{L(NOM)}	2.9	4.3	6.3 A
Current limitation I _{L(SCR)}	8	8	8 A

P-DSO-20




Pin configuration (top view)

V _{bb}	1	●	20	V _{bb}
GND1/2	2		19	V _{bb}
IN1	3		18	OUT1
ST1/2	4		17	OUT2
IN2	5		16	V _{bb}
GND3/4	6		15	V _{bb}
IN3	7		14	OUT3
ST3/4	8		13	OUT4
IN4	9		12	V _{bb}
V _{bb}	10		11	V _{bb}

¹⁾ With external current limit (e.g. resistor R_{GND}=150 Ω) in GND connection, resistor in series with ST connection, reverse load current limited by connected load.

Block diagram

Four Channels; Open Load detection in on state;



Leadframe connected to pin 1, 10, 11, 12, 15, 1 , 1 , 20

Maximum Ratings at $T_j = 25^\circ\text{C}$ unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 607)	V_{bb}	43	V
Supply voltage for full short circuit protection $T_{j,start} = -40 \dots +150^\circ\text{C}$	V_{bb}	34	V
Load current (Short-circuit current, see page 608)	I_L	self-limited	A
Load dump protection ²⁾ $V_{Load\ Dump} = U_A + V_s$, $U_A = 13.5\text{ V}$ $R_l^{(3)} = 2\ \Omega$, $t_d = 200\text{ ms}$; IN = low or high, each channel loaded with $R_L = 4.7\ \Omega$,	$V_{Load\ dump}^{(4)}$	60	V
Operating temperature range	T_j	-40 ... +150	$^\circ\text{C}$
Storage temperature range	T_{stg}	-55 ... +150	
Power dissipation (DC) ⁵ (all channels active)	P_{tot}	3.7 1.9	W
Inductive load switch-off energy dissipation, single pulse $V_{bb} = 12\text{V}$, $T_{j,start} = 150^\circ\text{C}^{(5)}$, $I_L = 2.9\text{ A}$, $Z_L = 58\text{ mH}$, $0\ \Omega$ one channel: $I_L = 4.3\text{ A}$, $Z_L = 58\text{ mH}$, $0\ \Omega$ two parallel channels: $I_L = 6.3\text{ A}$, $Z_L = 58\text{ mH}$, $0\ \Omega$ four parallel channels: see diagrams on page 612 and page 613	E_{AS}	0.3 0.65 1.5	J
Electrostatic discharge capability (ESD) (Human Body Model)	V_{ESD}	1.0	kV
Input voltage (DC)	V_{IN}	-10 ... +16	V
Current through input pin (DC)	I_{IN}	± 2.0	mA
Current through status pin (DC) see internal circuit diagram page 611	I_{ST}	± 5.0	
Thermal resistance junction - soldering point ^{5),6)} junction - ambient ⁵⁾	R_{thjs} R_{thja}	15 41 34	K/W

2) Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins, e.g. with a $150\ \Omega$ resistor in the GND connection and a $15\text{ k}\Omega$ resistor in series with the status pin. A resistor for input protection is integrated.

3) R_l = internal resistance of the load dump test pulse generator

4) $V_{Load\ dump}$ is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

5) Device on $50\text{mm} \times 50\text{mm} \times 1.5\text{mm}$ epoxy PCB FR4 with 6cm^2 (one layer, $70\mu\text{m}$ thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 859

6) Soldering point: upper side of solder edge of device pin 15. See page 859

Parameter and Conditions, each of the four channels at $T_j = 25^\circ\text{C}$, $V_{bb} = 12\text{ V}$ unless otherwise specified	Symbol	Values			Unit
		min	typ	max	

Load Switching Capabilities and Characteristics

On-state resistance (V_{bb} to OUT) $I_L = 2\text{ A}$ each channel, $T_j = 25^\circ\text{C}$: $T_j = 150^\circ\text{C}$:	R_{ON}	--	85 170	100 200	$\text{m}\Omega$
two parallel channels, $T_j = 25^\circ\text{C}$:			43	50	
four parallel channels, $T_j = 25^\circ\text{C}$:			22	25	
Nominal load current Device on PCB ⁵⁾ , $T_a = 85^\circ\text{C}$, $T_j \leq 150^\circ\text{C}$	$I_{L(\text{NOM})}$	2.5 3.8 5.9	2.9 4.3 6.3	--	A
Output current while GND disconnected or pulled up; $V_{bb} = 30\text{ V}$, $V_{IN} = 0$, see diagram page 612	$I_{L(\text{GNDhigh})}$	--	--	10	mA
Turn-on time to 90% V_{OUT} :	t_{on}	80	200	400	μs
Turn-off time to 10% V_{OUT} :	t_{off}	80	200	400	
$R_L = 12\Omega$, $T_j = -40...+150^\circ\text{C}$					
Slew rate on 10 to 30% V_{OUT} , $R_L = 12\Omega$, $T_j = -40...+150^\circ\text{C}$:	dV/dt_{on}	0.1	--	1	$\text{V}/\mu\text{s}$
Slew rate off 70 to 40% V_{OUT} , $R_L = 12\Omega$, $T_j = -40...+150^\circ\text{C}$:	$-dV/dt_{off}$	0.1	--	1	$\text{V}/\mu\text{s}$

Operating Parameters

Operating voltage ⁷⁾	$T_j = -40...+150^\circ\text{C}$:	$V_{bb(\text{on})}$	5.0	--	34	V
Undervoltage shutdown	$T_j = -40...+150^\circ\text{C}$:	$V_{bb(\text{under})}$	3.5	--	5.0	V
Undervoltage restart	$T_j = -40...+25^\circ\text{C}$: $T_j = +150^\circ\text{C}$:	$V_{bb(\text{u rst})}$	--	--	5.0 7.0	V
Undervoltage restart of charge pump see diagram page 617	$T_j = -40...+150^\circ\text{C}$:	$V_{bb(\text{ucp})}$	--	5.6	7.0	V
Undervoltage hysteresis $\Delta V_{bb(\text{under})} = V_{bb(\text{u rst})} - V_{bb(\text{under})}$		$\Delta V_{bb(\text{under})}$	--	0.2	--	V
Oversupply shutdown	$T_j = -40...+150^\circ\text{C}$:	$V_{bb(\text{over})}$	34	--	43	V
Oversupply restart	$T_j = -40...+150^\circ\text{C}$:	$V_{bb(\text{o rst})}$	33	--	--	V
Oversupply hysteresis	$T_j = -40...+150^\circ\text{C}$:	$\Delta V_{bb(\text{over})}$	--	0.5	--	V
Oversupply protection ⁸⁾ $I_{bb} = 40\text{ mA}$	$T_j = -40...+150^\circ\text{C}$:	$V_{bb(\text{AZ})}$	42	47	--	V

⁷⁾ At supply voltage increase up to $V_{bb} = 5.6\text{ V}$ typ without charge pump, $V_{OUT} \approx V_{bb} - 2\text{ V}$

⁸⁾ see also $V_{ON(CL)}$ in circuit diagram on page 611.

Parameter and Conditions , each of the four channels at $T_j = 25^\circ\text{C}$, $V_{bb} = 12\text{ V}$ unless otherwise specified	Symbol	Values			Unit
		min	typ	max	
Standby current, all channels off $V_{IN} = 0$	$I_{bb(off)}$	--	28	60	μA
		--	44	70	
Leakage output current (included in $I_{bb(off)}$) $V_{IN} = 0$	$I_{L(off)}$	--	--	12	μA
Operating current ⁹⁾ , $V_{IN} = 5\text{V}$, $T_j = -40\ldots+150^\circ\text{C}$ $I_{GND} = I_{GND1/2} + I_{GND3/4}$,	I_{GND}	--	2	3	mA
		--	8	12	
one channel on: four channels on:					

Protection Functions

Initial peak short circuit current limit, (see timing diagrams, page 615)					
each channel, $T_j = -40^\circ\text{C}$:	$I_{L(SCp)}$	11	18	25	A
$T_j = 25^\circ\text{C}$:		9	14	22	
$T_j = +150^\circ\text{C}$:		5	8	14	
two parallel channels	twice the current of one channel				
four parallel channels	four times the current of one channel				
Repetitive short circuit current limit, $T_j = T_{jt}$					
each channel	$I_{L(SCr)}$	--	8	--	A
two parallel channels		--	8	--	
four parallel channels		--	8	--	
(see timing diagrams, page 615)					
Initial short circuit shutdown time	$T_{j,start} = -40^\circ\text{C}$:			3.8	ms
	$T_{j,start} = 25^\circ\text{C}$:			3	
(see page 615 and timing diagrams on page 615)					
Output clamp (inductive load switch off) ¹⁰⁾ at $V_{ON(CL)} = V_{bb} - V_{OUT}$	$V_{ON(CL)}$	--	47	--	V
Thermal overload trip temperature	T_{jt}	150	--	--	$^\circ\text{C}$
Thermal hysteresis	ΔT_{jt}	--	10	--	K

Reverse Battery

Reverse battery voltage ¹¹⁾	$-V_{bb}$	--	--	32	V
Drain-source diode voltage ($V_{out} > V_{bb}$) $I_L = -2.9\text{ A}$, $T_j = +150^\circ\text{C}$	$-V_{ON}$	--	610	--	mV

9) Add I_{ST} , if $I_{ST} > 0$

10) If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest $V_{ON(CL)}$

11) Requires a $150\ \Omega$ resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Note that the power dissipation is higher compared to normal operating conditions due to the voltage drop across the intrinsic drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 606 and circuit page 611).

Parameter and Conditions , each of the four channels at $T_j = 25^\circ\text{C}$, $V_{bb} = 12\text{ V}$ unless otherwise specified	Symbol	Values			Unit
		min	typ	max	

Diagnostic Characteristics

Open load detection current, (on-condition) each channel, $T_j = -40^\circ\text{C}$: $T_j = 25^\circ\text{C}$: $T_j = 150^\circ\text{C}$: two parallel channels four parallel channels	$I_{L(OL)}$	20	--	400	mA
		20	--	300	
		20	--	300	
		twice the current of one channel			
		four times the current of one channel			
Open load detection voltage ¹²⁾ $T_j = -40..+150^\circ\text{C}$:	$V_{OUT(OL)}$	2	3	4	V
Internal output pull down (OUT to GND), $V_{OUT} = 5\text{ V}$ $T_j = -40..+150^\circ\text{C}$:	R_O	4	10	30	k Ω

Input and Status Feedback¹³⁾

Input resistance (see circuit page 611) $T_j = -40..+150^\circ\text{C}$:	R_I	2.5	3.5	6	k Ω
Input turn-on threshold voltage $T_j = -40..+150^\circ\text{C}$:	$V_{IN(T+)}$	1.7	--	3.5	V
Input turn-off threshold voltage $T_j = -40..+150^\circ\text{C}$:	$V_{IN(T-)}$	1.5	--	--	V
Input threshold hysteresis	$\Delta V_{IN(T)}$	--	0.5	--	V
Off state input current $T_j = -40..+150^\circ\text{C}$: $V_{IN} = 0.4\text{ V}$:	$I_{IN(off)}$	1	--	50	μA
On state input current $T_j = -40..+150^\circ\text{C}$: $V_{IN} = 5\text{ V}$:	$I_{IN(on)}$	20	50	90	μA
Delay time for status with open load after switch off (other channel in off state) (see timing diagrams, page 616), $T_j = -40..+150^\circ\text{C}$:	$t_{d(ST OL4)}$	100	320	800	μs
Delay time for status with open load after switch off (other channel in on state) (see timing diagrams, page 616), $T_j = -40..+150^\circ\text{C}$:	$t_{d(ST OL5)}$	--	5	20	μs
Status invalid after positive input slope (open load) $T_j = -40..+150^\circ\text{C}$:	$t_{d(ST)}$	--	200	600	μs
Status output (open drain)					
Zener limit voltage $T_j = -40..+150^\circ\text{C}$, $I_{ST} = +1.6\text{ mA}$:	$V_{ST(\text{high})}$	5.4	6.1	--	V
ST low voltage $T_j = -40..+25^\circ\text{C}$, $I_{ST} = +1.6\text{ mA}$:	$V_{ST(\text{low})}$	--	--	0.4	
$T_j = +150^\circ\text{C}$, $I_{ST} = +1.6\text{ mA}$:		--	--	0.6	

¹²⁾ External pull up resistor required for open load detection in off state.

¹³⁾ If ground resistors R_{GND} are used, add the voltage drop across these resistors.


Truth Table

Channel 1 and 2	Chip 1	IN1	IN2	OUT1	OUT2	ST1/2
Channel 3 and 4	Chip 2	IN3	IN4	OUT3	OUT4	ST3/4
BTS 721L1						
Normal operation		L	L	L	L	H
		L	H	L	H	H
		H	L	H	L	H
		H	H	H	H	H
Open load	Channel 1 (3)	L	L	Z	L	H(L ¹⁴)
		L	H	Z	H	H
		H	X	H	X	L
	Channel 2 (4)	L	L	L	Z	H(L ¹⁴)
		H	L	H	Z	H
		X	H	X	H	L
Short circuit to V_{bb}	Channel 1 (3)	L	L	H	L	L ¹⁵
		L	H	H	H	H
		H	X	H	X	H(L ¹⁶)
	Channel 2 (4)	L	L	L	H	L ¹⁵
		H	L	H	H	H
		X	H	X	H	H(L ¹⁶)
Overttemperature	both channel	L	L	L	L	H
		X	H	L	L	L
		H	X	L	L	L
	Channel 1 (3)	L	X	L	X	H
		H	X	L	X	L
	Channel 2 (4)	X	L	X	L	H
		X	H	X	L	L
Undervoltage/ Overvoltage		X	X	L	L	H

L = "Low" Level X = don't care Z = high impedance, potential depends on external circuit
H = "High" Level Status signal valid after the time delay shown in the timing diagrams

Parallel switching of channel 1 and 2 (also channel 3 and 4) is easily possible by connecting the inputs and outputs in parallel (see truth table). If switching channel 1 to 4 in parallel, the status outputs ST1/2 and ST3/4 have to be configured as a 'Wired OR' function with a single pull-up resistor.

Terms




Leadframe (V_{bb}) is connected to pin 1,10,11,12,15,16,19,20

External R_{GND} optional; two resistors $R_{GND1/2}, R_{GND3/4} = 150 \Omega$ or a single resistor $R_{GND} = 75 \Omega$ for reverse battery protection up to the max. operating voltage.


- 14) With additional external pull up resistor
- 15) An external short of output to V_{bb} in the off state causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the $V_{ST\ low}$ signal may be erroneous.
- 16) Low resistance to V_{bb} may be detected by no-load-detection

Input circuit (ESD protection), IN1...4




ESD zener diodes are not to be used as voltage clamp at DC conditions. Operation in this mode may result in a drift of the zener voltage (increase of up to 1 V).

Status output, ST1/2 or ST3/4



ESD-Zener diode: 6.1 V typ., max 5.0 mA; $R_{ST(ON)} < 380 \Omega$ at 1.6 mA, ESD zener diodes are not to be used as voltage clamp at DC conditions. Operation in this mode may result in a drift of the zener voltage (increase of up to 1 V).


Inductive and overvoltage output clamp, OUT1...4



V_{ON} clamped to $V_{ON(CL)} = 47$ V typ.


Overvoltage protection of logic part

GND1/2 or GND3/4



$V_{Z1} = 6.1$ V typ., $V_{Z2} = 47$ V typ., $R_I = 3.5$ k Ω typ., $R_{GND} = 150 \Omega$

Reverse battery protection




$R_{GND} = 150 \Omega$, $R_I = 3.5$ k Ω typ,

Temperature protection is not active during inverse current operation.

Open-load detection, OUT1...4


ON-state diagnostic condition:

$$V_{ON} < R_{ON} \cdot I_{L(OL)}; \text{IN high}$$




OFF-state diagnostic condition:

$$V_{OUT} > 3 \text{ V typ.; IN low}$$



GND disconnect


(channel 1/2 or 3/4)



Any kind of load. In case of IN=high is $V_{OUT} \approx V_{IN} - V_{IN(T+)}$. Due to $V_{GND} > 0$, no V_{ST} = low signal available.


GND disconnect with GND pull up

(channel 1/2 or 3/4)



Any kind of load. If $V_{GND} > V_{IN} - V_{IN(T+)}$ device stays off. Due to $V_{GND} > 0$, no V_{ST} = low signal available.


V_{bb} disconnect with energized inductive load



For an inductive load current up to the limit defined by E_{AS} (max. ratings see page 606 and diagram on page 613) each switch is protected against loss of V_{bb} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load the whole load current flows through the GND connection.

Inductive load switch-off energy dissipation



Energy stored in load inductance:

$$E_L = \frac{1}{2} \cdot L \cdot I_L^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} \cdot i_L(t) dt,$$





with an approximate solution for $R_L > 0 \Omega$:

$$E_{AS} = \frac{i_L \cdot L}{2 \cdot R_L} (V_{bb} + |V_{OUT(CL)}|) \ln \left(1 + \frac{i_L \cdot R_L}{|V_{OUT(CL)}|} \right)$$

Maximum allowable load inductance for a single switch off (one channel)⁵⁾

$L = f(I_L)$; $T_{j,start} = 150^\circ\text{C}$, $V_{bb} = 12\text{ V}$, $R_L = 0 \Omega$



Typ. on-state resistance
 $R_{ON} = f(V_{bb}, T_j)$; $I_L = 2 \text{ A}$, IN = high

Typ. standby current
 $I_{bb(off)} = f(T_j)$; $V_{bb} = 9 \dots 34 \text{ V}$, IN1...4 = low

Typ. open load detection current
 $I_{L(OL)} = f(V_{bb}, T_j)$; IN = high

Typ. initial short circuit shutdown time
 $t_{off(SC)} = f(T_{j,start})$; $V_{bb} = 12 \text{ V}$


Timing diagrams

Timing diagrams are shown for chip 1 (channel 1/2). For chip 2 (channel 3/4) the diagrams are valid too. The channels 1 and 2, respectively 3 and 4, are symmetric and consequently the diagrams are valid for each channel as well as for permuted channels

Figure 1a: V_{bb} turn on:






Figure 2b: Switching an inductive load



*) if the time constant of load is too large, open-load-status may occur


Figure 2a: Switching a lamp:



The initial peak current should be limited by the lamp and not by the initial short circuit current $I_{L(SCp)} = 14 \text{ A typ.}$ of the device.

Figure 3a: Turn on into short circuit:
shut down by overtemperature, restart by cooling

IN1 other channel: normal



Heating up of the chip may require several milliseconds, depending on external conditions ($t_{off(SC)}$ vs. $T_{j,start}$ see page 614)

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)




Figure 4a: Overtemperature: Reset if $T_j < T_{jt}$




Figure 5a: Open load: detection in ON-state, open load occurs in on-state





Figure 5b: Open load: detection in ON-state, turn/on/off to open load



The status delay time $t_d(STOL4)$ allows to distinguish between the failure modes "open load in ON-state" and "overtemperature".

Figure 5c: Open load: detection in ON- and OFF-state (with R_{EXT}), turn on/off to open load





Figure 6b: Undervoltage restart of charge pump



IN = high, normal load conditions.
Charge pump starts at $V_{bb(ucp)} = 5.6$ V typ.

Figure 6a: Undervoltage:




Figure 7a: Overvoltage:

