TMP8155P-2/TMP8156P-2

256 BYTE STATIC RAM WITH I/O PORTS AND TIMER

GENERAL DESCRIPTION

The TMP8155/8156P-2 are RAM including I/O ports and counter/timer on one chip for using in the TLCS-85A microcomputer system. The RAM portion is designed with 2K bit static memory cells organized as 256×8 . The 14 bit programmable counter/timer is the down counter. It provides either a square wave terminal count pulse for the MPU system depending on timer mode.

The I/O portion consists of 2 programmable 8 bit I/O ports and 1 programmable 6 bit I/O port. The programmble I/O ports can be operated by BASIC MODE and STROBE MODE.

2. FEATURES

- Single +5V Power supply
- Access Time: 330 ns
- Internal Address Latch
- 2 Programmable 8 bit I/O Ports and 1 Programmable 6 bit I/O Port
- 256 x 8 bit RAM
- Programmable 14 bit Binary Counter/Timer
- Multiplexed Address/Data Bus
- Chip Enable Active High (TMP8156P-2) or Low (TMP8155P-2)
- 40 pin DIP

050489

3. PIN CONNECTION (TOP VIEW)




Figure 3.1

Note: * TMP8155 = \overline{CE} TMP8156 = CE

4. BLOCK DIAGRAM




Figure 4.1

MPU85-27

5. PIN NAMES AND PIN DESCRIPTION

• RESET (INPUT)

The Reset signal is a pulse provided by TMP8085A to initialize the system. Input high on this line resets the chip and initializes the internal three I/O ports to input mode.

The width of RESET pulse should typically be two clock cycles of TMP8085A.

AD 0~7 (INPUT/OUTPUT, 3-STATE)

These are 3-state Address/Data lines that interface with the MPU lower 8-bit Address/Data Bus. The 8-bit address can be applied to the memory section or the I/O section depending on the polarity of the IO/ \overline{M} input signal. 8-bit data is either written into or read from the TMP8155/8156 depending on the status of \overline{WR} or \overline{RD} input signal.

CE OR CE (INPUT)

Chip Enable : On the TMP8155P-2, this pin is $\overline{\text{CE}}$ and is Active Low.

On The TMP8156P-2, this pin is CE and is Active High.

RD (INPUT)

Input low on this line with the Chip Enable active enables the $AD_{0\sim7}$ buffers. If IO/\overline{M} pin is low, the RAM content will be read out from the $AD_{0\sim7}$ bus. Otherwise the content of the selected I/O port or command/status register will be read out from the $AD_{0\sim7}$ bus.

WR (INPUT)

Input low on this line with the active CE/ $\overline{\text{CE}}$ causes the data on the AD_{0~7} lines to be written to the RAM or I/O ports and command/status register depending on the polarity of IO/\overline{M} .

ALE (INPUT)

Address Latch Enable : This control signal latches both the data on the $AD_{0\sim7}$ lines and the state of the Chip Enable and IO/\overline{M} into the chip at the falling edge of ALE.

IO/M (INPUT)

IO/Memory Select: This line selects the memory if low and selects the I/O or command/status register if high.

• $PA_{0\sim7}$ (INPUT/OUTPUT, 3-STATE)

These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the Command Register.

• PB $_{0\sim7}$ (INPUT/OUTPUT, 3-STATE)

These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the Command Register.

PC _{0∼5} (INPUT/OUTPUT, 3-STATE)

These 6 pins can function as either input port, output port, or as control signal for PA and PB. Programming is done through the Command Register.

When PC $_{0\sim5}$ are used as control signals, they are defined as the following:

PC0 - A INTR (Port A Interrupt)

PC1 - A BF (Port A Buffer Full)

PC2 - A STB (Port A Strobe)

PC3 - B INTR (Port B Interrupt)

PC4 - B BF (Port B Buffer Full)

 $PC5 - B \overline{STB}$ (Port B Strobe)

• TIMER IN (INPUT)

This is the input to the counter-timer.

• TIMEROUT (OUTPUT)

This pin is the timer output. This output can be either a square wave or a pulse depending on the timer mode.

- VCC (Power)
 - +5 volt supply
- VSS (Power)

Ground Reference

050489

6. FUNCTIONAL DESCRIPTION

6.1 PROGRAMMING THE COMMAND REGISTER

The command register consists of either latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when is acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be altered at any time by using the I/O address XXXX000 during a WRITE operation. The functions of each bit of the command register is shown in Figure 6.1

Note that the command register is a write-only register and can not be read.




Figure 6.1 Command Register Bit Assignment

6.2 READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit; six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXX000). Status word format is shown in Figure 6.2.




Figure 6.2 Status Register Bit Assignment

6.3 I/O SECTION

- COMMAND/STATUS REGISTER (C/S) Both registers have the same address XXXXX000. When the C/S registers are selected during WRITE operation, a command is written into the C/S Register. The contents of this register are not accessible through the pins. When the C/S is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the $AD_{0\sim7}$ lines.
- PA Register This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register.
 Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA₀₋₇. The address of this register is XXXXX001.
- PB Register This register functions the same as PA Register. The I/O pins assigned are PB₀₋₇. The address of this register is XXXXX010.
- PC Register This register has the address XXXXX011 and contains only 6-bits.
 The 6-bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD₂ and AD₃ bits of the C/S Register.

When PC_{0-5} is used as a control port, 3-bits are assigned for Port A and 3 for Port B. The first bit is an interrupt that the TMP8155/8156 issues. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. See Table 6.2.

When the port C is programmed to either MODE 3 or MODE 4, the control signals for PA and PB are initialized as follows:

CONTROL MODE	BF	INTR	STB		
INPUT MODE	Low	Low	Input Control		
OUTPUT MODE	Low	High	Input Control		

TOSHIBA

To summarize, the register's address assignments are shown in Table 6.1.

Table 6.1 I/O Port Addressing Scheme

	I/O ADDRESS									
Α7	A ₆	Г. —	A4	A ₃		Α1	A ₀		SELECTION	NO. OF BITS
Х	Х	Х	Х	Х	0	0	0	Internal	Command / Status Register	8
Х	Х	Х	Х	Х	0	0	1	PA ₀₋₇	General Purpose I / O Port A	8
Х	Х	Х	Х	Х	0	1	0	PB ₀₋₇	General Purpose I / O Port B	8
Х	Х	х	Х	Х	0	1	1	PC ₀₋₇	General Purpose I / O Port or Control	6
Х	Х	Х	Х	Х	1	0	0		Low-Order 8 bits of Timer Count	
Х	Х	Х	Х	Х	1	0	1		High 6 bits / 2 bits of Timer Count	

050489

Table 6.2 Port Control Assignment


Pin	MODE 1	MODE 2	MODE 3	MODE 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A STB (Port A strobe)	A STB (Port A strobe)
PC3	Input Port	Output Port	Output Port	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	Output Port	B BF (Port B Buffer Full)
PC5	Input Port	Output Port	Output Port	B STB (Port B strobe)

6.4 TIMER SECTION

The timer is a 14-bit down-counter that counts the 'timer input' pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order of the register.

To program the timer, the COUNT LENGTH REGISTER is loaded first, one byte at a time, by selecting the timer addresses. Bits 0-13 will specify the length of the next count and bits 14-15 will specify the timer output mode. The value loaded into the count length register can have any value from 2H through 3FFFH in bits 0-13.



050489

Figure 6.3 Timer Format

There are four timer modes which are defined by M2 and M1.

- M2 M1
- 0 Put out low during second half of count.
- 0 1 Continuous square wave; The period of the square-wave equals the count length programmed with automatic reload at terminal count.
- 1 0 ——— Single pulse upon TC being reached.
- 1 1 ——— Continuous pulses.

Note: In case of an odd-numbered count, the first half-cycle of the square-wave output, which is high, is one count longer than the second (low) half-cycle as shown in Figure 6.3.




Figure 6.3 Asymmetrical Square-Wave Output resulting from Count 5

Bits 6-7 (TM2 and TM1) of command register contents are used to start and stop the counter. There are four commands to choose from;

TM2	TM1	
0	0	NOP: Do not affect counter operation.
0	1	STOP: NOP if timer has not started; stop counting if the timer is running.
1	0	STOP AFTER TC: Stop immediately after present TC is reached. (NOP if timer has not started)
1	1	START: Load mode and count length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and count length immediately after present TC is reached.

Note that while the counter is counting, a new count and mode can be loaded into the count length registers. Before the new count and mode will be used by the counter, a START command should be issued to the counter. This applies even though only the change of the count is required in the previous (same) mode.

The counter in the TMP8155/8156 is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting.

Therefore a START command must be issued via the C/S register, because counting cannot begin following RESET.

Note that the timer circuit on the TMP8155/8156 chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by two twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. Counter value '1' can't be loaded as the initial value into the count register because the timer operates as its terminal count value is 10 (binary). After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, the following operations should be done in order:

- 1. Stop the count.
- 2. Read in the 16-bit value from the count length registers.
- 3. Reset the upper two mode bits.
- 4. Reset the carry and rotate right one position all 16 bits through carry.
- 5. If carry is set, add 1/2 of the full original count (1/2 full count $^{-1}$ if full count is odd.)

Note: When the initial count value is odd and the third count pulse has not come yet, it will be unknown whether one or two counts has occurred. Regardless of this, the TMP8155/8156 always counts out the right number of pulses in generating the TIMEROUT waveforms.

7. ELECTRICAL CHARACTERISTICS

7.1 ABSOLUTE MAXIMUM RATINGS

Symbol	ltem	Rating	Units	
V _{CC}	V _{CC} Supply Voltage with Respect to Vss	-0.5 to +7.0	V	
PD	Power Dissipation	1.5	w	
TSOLDER	Söldering Temperature (Soldering Time 10 sec.)	260	°C	
T _{STG}	Storage Temperature	- 55 to + 150	°C	
T _{OPR}	Operating Temperature	0 to +70	°C	

050489

7.2 D.C. CHARACTERISTICS

 $TA = 0^{\circ}C \text{ to} + 70^{\circ}C, V_{CC} = +5V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V _{IL}	Input Low Voltage		- 0.5	0.8	V
V_{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA	-	0.45	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	-	V
liL	Input Leakage	V _{IN} = V _{CC} to 0V	_	± 10	μA
ILO	Output Leakage Current	$0.45V \le V_{OUT} \le V_{CC}$	-	± 10	μА
Icc	V _{CC} Supply Current		-	180	mA
I _{IL} (CE)	Chip Enable Leakage 8155 8156	V _{IN} = V _{CC} to 0V.	_	+ 100 - 100	μΑ Αμ

TOSHIBA

7.3 A.C. CHARACTERISTICS

 $TA = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = + 5V \pm 5\%$

Symbol	Parameters	Min.	Max.	Units
tAL	Address to Latch Setup Time	30	_	ns
t _{LA}	Address Hold Time after Latch	30	_	ns
t _{LC}	Latch to READ / WRITE Control	40	_	ns
t _{RD}	Valid Data out Delay from READ Control	-	140	ns
t _{AD}	Address Stable To Data Out Valid	_	330	ns
t _{LL}	Latch Enable Width	70		ns
t _{RDF}	Data Bus Float after READ	0	80	ns
t _{CL}	READ / WRITE Control Latch Enable	10	_	ns
tcc	READ / WRITE Control Width	200	_	ns
t _{DW}	Data in to WRITE Setup Time	100	_	ns
t _{WD}	Data in Hold Time After WRITE	0	_	ns
t _{RV}	Recovery Time Between Controls	200		ns
t _{WP}	WRITE to Port Output	_	300	ns
tpR	Port Input Setup Time	50		ns
t _{RP}	Port Input Hold Time	10	_	ns
t _{SBF}	Strobe to Buffer Full	_	300	ns
tss	Strobe Width	150		ns
t _{RBE}	READ to Buffer Empty	_	300	ns
tsı	Strobe to INTR On		300	ns
t _{RDI}	Strobe to INTR Off		300	ns
t _{PSS}	Port Setup Time to Strobe	20	_	ns
tpHS	Port Hold Time after Strobe	100	_	ns
t _{SBE}	Strobe to Buffer Empty	_	300	ns
twar	WRITE to Buffer Full	_	300	ns
twi	WRITE to INTR Off		300	ns
t _{TL}	TIMER-IN to TIMEROUT Low	_	300	ns
t _{TH}	TIMER-IN to TIMEROUT High	_	300	ns
t _{RDE}	Data Bus Enable from READ Control	10	_	ns
tL	TIMER-IN Low Time	40	_	ns
t _H	TIMER-IN High Time	70	_	ns
tcyc	CLK Cycle Period	200	_	ns
t _r , t _f	CLK Rise and Fall Time	_	30	ns
t _{WT}	WRITE to TIMER-IN (for writes which start counting)	200		ns

230589

Notes: 1. Test conditions CL = 150pF

Timing defining signal voltage are;
 Output High level = 2V, Low level = 0.8V

8. TIMING WAVEFORMS




Figure 8.1 READ CYCLE




Figure 8.2 WRITE CYCLE




Figure 8.3 BASIC INPUT MODE




Figure 8.4 BASIC OUTPUT MODE




Figure 8.5 STROBED INPUT MODE




Figure 8.6 STROBED OUTPUT MODE





Figure 8.7 TIMER OUTPUT WAVEFORM

9. OUTLINE DRAWING (40Pins Plastic Package)

DIP40-P-600



270289

Note: Each lead pitch is 2.54mm, and all the leads are located within ± 0.25 mm from their theoritical positions with respect to No. 1 and No. 40 leads.