

# RDS/RBDS decoder

## BU1922/BU1922F

The BU1922 and BU1922F are RDS / RBDS decoders that employ a digital PLL. They have a built-in anti-aliasing filter and an eight-stage BDF (switched-capacitor filter). Linear CMOS circuitry is used for low power consumption.

### ● Applications

RDS / RBDS compatible FM receivers for Europe and North America, car stereo systems, home stereo systems and FM pagers.

### ● Features

- 1) Low power consumption.
- 2) Two-stage anti-aliasing filter (LPF).
- 3) 57kHz bandpass filter (8-stage switched capacitor filter).
- 4) DSB demodulation (digital PLL).
- 5) Quality indication output for demodulated data.

### ● Absolute maximum ratings ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Limits	Unit	Conditions
Supply voltage	$V_{DD}$	$-0.3 \sim +7.0$	V	$V_{DD1} V_{DD2}$
Maximum input voltage	$V_{MAX}$	$-0.3 \sim V_{DD} + 0.3$	V	All input pins
Maximum output current	$I_{MAX}$	$\pm 4.0$	mA	All input pins
Power dissipation	$P_D$	350*	mW	
Operating temperature	$T_{opr}$	$-40 \sim +85$	$^\circ\text{C}$	
Storage temperature	$T_{stg}$	$-55 \sim +125$	$^\circ\text{C}$	


\*1 Reduced by 3.5mW for each increase in  $T_a$  of  $1^\circ\text{C}$  over  $25^\circ\text{C}$ .

\*2 All output pins.


### ● Recommended operating conditions ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	$V_{DD1}$	4.5	—	5.5	V
	$V_{DD2}$	4.5	—	5.5	V

## ● Block diagram



Pin assignments



■ 7828999 0019069 046 ■

**ROHM**

## ●Pin descriptions


Pin No.	Symbol	Pin name	Function	Input/output type
1	QUAL	Demodulator quality	Good data: HI, bad data: LO	Type E
2	RDATA	Demodulator data	Refer to the timing diagram	
3	VREF	Reference voltage	1/2 VDD1 (refer to the circuit example)	Type G
4	MUX	Input	Composite signal input (refer to the circuit example)	Type F
5	VDD1	Analog power supply	4.5~5.5V	
6	VSS1			
7	CMP	Comparator input	C coupling (refer to the circuit example)	Type F
8	VSS3	GND		
9	T2	Test input	Open or connected to ground	Type B
10	T1			
11	VDD2	Digital power supply	4.5~5.5V	
12	VSS2			
13	XI	Crystal oscillator	Connects to 4.332MHz oscillator (refer to the circuit example)	Type A
14	XO			
15	T57	Test output	Open	Type E
16	RCLK	Reset	1187.5kHz clock (refer to the timing diagram)	

■ 7828999 0019070 868 ■


**ROHM**

## ● Input/output circuit


Type A




Type B





Type C




Type D




Type E




Type G



Type H



Type I



●Electrical characteristics (unless otherwise specified  $T_a = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 5.0\text{V}$ ,  $V_{SS1} = V_{SS2} = 0.0\text{V}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Operating current	$I_{DD}$	—	4.5	7.0	mA	$I_{DD1} + I_{DD2}$
Reference voltage	$V_{REF}$	—	$1/2V_{DD1}$	—	V	Pin 3
Input current 1	$I_{IN1}$	—	—	1.0	$\mu\text{A}$	MUX $V_{IN} = V_{DD1}$
Output current 1	$I_{OUT1}$	—	—	1.0	$\mu\text{A}$	MUX $V_{IN} = V_{DD1}$
Input current 2	$I_{IN2}$	—	—	1.0	$\mu\text{A}$	XI $V_{IN} = V_{DD2}$
Output current 2	$I_{OUT2}$	—	—	1.0	$\mu\text{A}$	XI $V_{IN} = V_{DD2}$
"L" level output voltage 1	$V_{OL1}$	$V_{DD2} - 1.0$	$V_{DD2} - 0.3$	—	V	RCLK RDATA QUAL $I_o = -1.0\text{mA}$
"H" level output voltage 1	$V_{OH1}$	—	0.2	1.0	V	RCLK RDATA QUAL $I_o = 1.0\text{mA}$

### Filter block


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Center frequency	FC	56.5	57.0	57.5	kHz	
Gain	GA	23	26	29	dB	$F=57.0\text{kHz}$
Attenuation 1	ATT1	18	22		dB	$57\text{kHz} \pm 4\text{kHz}$
Attenuation 2	ATT2	65	80		dB	38kHz
Attenuation 3	ATT3	35	50		dB	67kHz
S/N ratio	SN	30	40		dB	$57\text{kHz} \quad V_{IN}=3\text{mVrms}$
Maximum input level	VMAX1			500	mVrms	

### Demodulator block

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
RDS detector sensitivity	SRDS	—	0.5	1.0	mVrms	
RDS maximum input level	MRDS	—	—	300	mVrms	
ARI detector sensitivity	SARI	—	1.5	3.0	mVrms	
Data rate	DRATE	—	1187.5	—	Hz	
Clock transient vs. data	CT	—	4.3	—	$\mu\text{s}$	

©Circuit is not designed for radiation resistance.

### ● Output data timing



The clock (RCLK) frequency is 1187.5Hz. Depending on the state of the internal PLL clock, the data (RDATA) is replaced in synchronous with either the rising or falling edge of the clock. To read the data, you may

choose either the rising or falling edge of the clock as the reference. The data is valid for 416.7usec. after the reference clock edge.

**QUAL** pin operation : Indicates the quality of the de-modulated data.

- |               |      |
|---------------|------|
| (1) Good data | : HI |
| (2) Poor data | : LO |

### ● Electrical characteristics curve






Fig. 1 Bandpass filter characteristics

## ●External dimensions (Unit: mm)



DIP16



SOP16