

TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC010A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

- Organization . . . 128K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-Line Package, 32-Lead Plastic Leaded Chip Carrier, and 32-Lead Thin Small-Outline Package
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time


| | | |
|-------------------|-----|----|
| $V_{CC} \pm 10\%$ | | |
| '27C010A-10 | 100 | ns |
| '27C/PC010A-12 | 120 | ns |
| '27C/PC010A-15 | 150 | ns |
| '27C/PC010A-20 | 200 | ns |
- 8-Bit Output For Use In Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation ($V_{CC} = 5.5\text{ V}$)
 - Active . . . 165 mW Worst Case
 - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- PEP4 Version Available With 168-Hour Burn-In and Choices of Operating Temperature Ranges

description


The TMS27C010A series are 1048576-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC010A series are 1048576-bit, one-time electrically programmable read-only memories.

**J AND N PACKAGES
(TOP VIEW)**



**FM PACKAGE
(TOP VIEW)**



PIN NOMENCLATURE

| | |
|-----------|------------------------------|
| A0–A16 | Address Inputs |
| DQ0–DQ7 | Inputs (programming)/Outputs |
| \bar{E} | Chip Enable |
| \bar{G} | Output Enable |
| GND | Ground |
| NC | No Internal Connection |
| PGM | Program |
| VCC | 5-V Power Supply |
| VPP | 13-V Power Supply† |

† Only in program mode

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated


7-179

8961725 0085672 077


**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

**TMS27PC010A . . . DD PACKAGE†
(TOP VIEW)**



**TMS27PC010A . . . DU PACKAGE†
REVERSE PINOUT
(TOP VIEW)**



† The packages shown are for pinout reference only.



7-180

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085673 T03

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C010A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15.2-mm (600-mil) centers. The TMS27C010A is also offered with two choices of temperature ranges, 0°C to 70°C (JL suffix) and –40°C to 85°C (JE suffix). The TMS27C010A is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffix). (See table below.)

The TMS27PC010A OTP PROM is offered in a dual-in-line plastic package (N suffix), a 32-pin, plastic leaded chip carrier package using 1.25-mm (50-mil) lead spacing (FM suffix), and a 32-lead TSOP package (DD and DU suffixes). The TMS27PC010A is offered with two choices of temperature ranges, 0°C to 70°C (NL, FML, DDL, and DUL suffixes) and –40°C to 85°C (NE, FME, DDE, and DUE suffixes). (See table below.)

| EPROM AND OTP PROM | SUFFIX FOR OPERATING TEMPERATURE RANGES WITHOUT PEP4 BURN-IN | | SUFFIX FOR PEP4 168 HOUR BURN-IN VS TEMPERATURE RANGES | |
|--------------------------|--|---------------|--|---------------|
| | 0°C to 70°C | –40°C to 85°C | 0°C to 70°C | –40°C to 85°C |
| TMS27C010A-xxx | JL | JE | JL4 | JE4 |
| TMS27PC010A-xxx | NL | NE | NL4 | NE4 |
| | FML | FME | FML4 | FME4 |
| | DDL | DDE | | |
| | DUL | DUE | | |

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of thirteen seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-181

8961725 0085674 94T

TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC010A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse), and 12 V on A9 for signature mode.

| FUNCTION | MODE† | | | | | | |
|-----------|----------|-------------------|----------|-------------|----------|--------------------|---------------------------------------|
| | READ | OUTPUT DISABLE | STANDBY | PROGRAMMING | VERIFY | PROGRAM INHIBIT | SIGNATURE MODE |
| \bar{E} | V_{IL} | V_{IL} | V_{IH} | V_{IL} | V_{IL} | V_{IH} | V_{IL} |
| \bar{G} | V_{IL} | V_{IH} | X | V_{IH} | V_{IL} | X | V_{IL} |
| PGM | X | X | X | V_{IL} | V_{IH} | X | X |
| V_{PP} | V_{CC} | V_{CC} | V_{CC} | V_{PP} | V_{PP} | V_{PP} | V_{CC} |
| V_{CC} | V_{CC} | V_{CC} | V_{CC} | V_{CC} | V_{CC} | V_{CC} | V_{CC} |
| A9 | X | X | X | X | X | X | V_{H}^{\ddagger} V_{H}^{\ddagger} |
| A0 | X | X | X | X | X | X | V_{IL} V_{IH} |
| DQ0–DQ7 | Data Out | Hi-Z | Hi-Z | Data In | Data Out | Hi-Z | CODE |
| | | | | | | | MFG DEVICE |
| | | | | | | | 97 D6 |

† X can be V_{IL} or V_{IH} .

‡ $V_H = 12\text{ V} \pm 0.5\text{ V}$.

read/output disable

When the outputs of two or more TMS27C010As or TMS27PC010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \bar{E} and \bar{G} pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C010A and TMS27PC010A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μA by applying a high TTL input on \bar{E} and to 100 μA by applying a high CMOS input on \bar{E} . In this mode all outputs are in the high-impedance state.

erasure (TMS27C010A)

Before programming, the TMS27C010A EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity \times exposure time) is 15-W-s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C010A, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

initializing (TMS27PC010A)

The one-time programmable TMS27PC010A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.



7-182

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085675 886

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

SNAPI Pulse programming

The TMS27C010A and TMS27PC010A are programmed using the TI SNAPI Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of thirteen seconds. Actual programming time varies as a function of the programmer used.

The SNAPI Pulse programming algorithm uses an initial pulse of 100 microseconds (μs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13\text{ V}$, $V_{CC} = 6.5\text{ V}$, $\overline{E} = V_{IL}$, $\overline{G} = V_{IH}$. Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, \overline{PGM} is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAPI Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5\text{ V} \pm 10\%$.

program inhibit

Programming can be inhibited by maintaining a high level input on the \overline{E} or \overline{PGM} pins.

program verify

Programmed bits can be verified with $V_{PP} = 13\text{ V}$ when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

■ 8961725 0085676 712 ■

7-183

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995




Figure 1. SNAP! Pulse Programming Flowchart



TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC010A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1996


signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for these devices is 97D6. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code D6 (Hex), as shown by the signature mode table below.

| IDENTIFIER† | PINS | | | | | | | | | |
|-------------------|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| | A0 | DQ7 | DQ6 | DQ5 | DQ4 | DQ3 | DQ2 | DQ1 | DQ0 | HEX |
| MANUFACTURER CODE | V _{IL} | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 97 |
| DEVICE CODE | V _{IH} | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D6 |

† $\bar{E} = \bar{G} = V_{IL}$, A1–A8 = V_{IL}, A9 = V_{IH}, A10–A16 = V_{IL}, V_{PP} = V_{CC}.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J package illustrated.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-185

8961725 0085678 595

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| | |
|--|--------------------------|
| Supply voltage range, V_{CC} (see Note 1) | –0.6 V to 7 V |
| Supply voltage range, V_{PP} | –0.6 V to 14 V |
| Input voltage range, All inputs except A9 | –0.6 V to $V_{CC} + 1$ V |
| A9 | –0.6 V to 13.5 V |
| Output voltage range, with respect to V_{SS} (see Note 1) | –0.6 V to $V_{CC} + 1$ V |
| Operating free-air temperature range ('27C010A-__JL and JL4, '27PC010A-__NL, FML, DDL, and DUL) | 0°C to 70°C |
| Operating free-air temperature range ('27C010A-__JE and JE4, '27PC010A-__NE, FME, DDE, and DUE) | –40°C to 85°C |
| Storage temperature range, T_{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

| | | | '27C010A-10 '27C010A/PC010A-12 '27C010A/PC010A-15 '27C010A/PC010A-20 | | | UNIT |
|----------|--------------------------------|---|---|----------|--------------|------|
| | | | MIN | TYP | MAX | |
| V_{CC} | Supply voltage | Read mode (see Note 2) | 4.5 | 5 | 5.5 | V |
| | | SNAP! Pulse programming algorithm | 6.25 | 6.5 | 6.75 | V |
| V_{PP} | Supply voltage | Read mode (see Note 3) | $V_{CC}-0.6$ | V_{CC} | $V_{CC}+0.6$ | V |
| | | SNAP! Pulse programming algorithm | 12.75 | 13 | 13.25 | V |
| V_{IH} | High-level dc input voltage | TTL | 2 | | $V_{CC}+0.5$ | V |
| | | CMOS | $V_{CC}-0.2$ | | $V_{CC}+0.5$ | |
| V_{IL} | Low-level dc input voltage | TTL | –0.5 | | 0.8 | V |
| | | CMOS | –0.5 | | GND+0.2 | |
| T_A | Operating free-air temperature | '27C010A-__JL, JL4 '27PC010A-__NL, FML, DDL, DUL | 0 | | 70 | °C |
| T_A | Operating free-air temperature | '27C010A-__JE, JE4 '27PC010A-__NE, FME, DDE, DUE | –40 | | 85 | °C |

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP} . The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

3. During programming, V_{PP} must be maintained at $13 \text{ V} \pm 0.25 \text{ V}$.



7-186

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085679 421

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

| PARAMETER | | TEST CONDITIONS | MIN | MAX | UNIT |
|------------------|---|---|---|-----|------|
| VOH | High-level dc output voltage | IOH = -20 µA | VCC-0.2 | | V |
| | | IOH = -2.5 mA | 3.5 | | |
| VOL | Low-level dc output voltage | IOL = 2.1 mA | | 0.4 | V |
| | | IOL = 20 µA | | 0.1 | |
| I _I | Input current (leakage) | V _I = 0 V to 5.5 V | | ±1 | µA |
| I _O | Output current (leakage) | V _O = 0 V to VCC | | ±1 | µA |
| I _{PP1} | V _{PP} supply current | V _{PP} = VCC = 5.5 V | | 10 | µA |
| I _{PP2} | V _{PP} supply current (during program pulse) | V _{PP} = 13 V | | 50 | mA |
| I _{CC1} | VCC supply current (standby) | TTL-input level | VCC = 5.5 V, $\bar{E} = V_{IH}$ | 500 | µA |
| | | CMOS-input level | VCC = 5.5 V, $\bar{E} = V_{CC} \pm 0.2$ V | 100 | |
| I _{CC2} | VCC supply current (active) (output open) | VCC = 5.5 V, $\bar{E} = V_{IL}$ t _{cycle} = minimum cycle time†, outputs open | | 30 | mA |

† Minimum cycle time = maximum access time.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz‡

| PARAMETER | | TEST CONDITIONS | MIN | TYP§ | MAX | UNIT |
|----------------|--------------------|---------------------------------|-----|------|-----|------|
| C _I | Input capacitance | V _I = 0 V, f = 1 MHz | | 4 | 8 | pF |
| C _O | Output capacitance | V _O = 0 V, f = 1 MHz | | 6 | 10 | pF |

‡ Capacitance measurements are made on sample basis only.

§ All typical values are at T_A = 25°C and nominal voltages.

switching characteristics over recommended ranges of operating conditions (see Notes 4 and 5)

| PARAMETER | TEST CONDITIONS | '27C010A-10 | | '27C010A-12 '27PC010A-12 | | '27C010A-15 '27PC010A-15 | | '27C010A-20 '27PC010A-20 | | UNIT |
|--------------------|--|-------------|-----|-----------------------------|-----|-----------------------------|-----|-----------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{a(A)} | Access time from address | | 100 | | 120 | | 150 | | 200 | ns |
| t _{a(E)} | Access time from chip enable | | 100 | | 120 | | 150 | | 200 | ns |
| t _{en(G)} | Output enable time from \bar{G} | | 55 | | 55 | | 75 | | 75 | ns |
| t _{dis} | Output disable time from \bar{G} or \bar{E} , whichever occurs first¶ | 0 | 50 | 0 | 50 | 0 | 60 | 0 | 60 | ns |
| t _{v(A)} | Output data valid time after change of address, \bar{E} , or \bar{G} , whichever occurs first¶ | 0 | | 0 | | 0 | | 0 | | ns |

¶ Value calculated from 0.5-V delta to measured output level.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).

5. Common test conditions apply for t_{dis} except during programming.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-187

8961725 0085680 143

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

switching characteristics for programming: $V_{CC} = 6.5\text{ V}$ and $V_{PP} = 13\text{ V}$ (SNAPI Pulse), $T_A = 25^\circ\text{C}$ (see Note 4)

| PARAMETER | | MIN | MAX | UNIT |
|--------------|---|-----|-----|------|
| $t_{dis}(G)$ | Disable time, output disable time from \overline{G} | 0 | 130 | ns |
| $t_{en}(G)$ | Enable time, output enable time from \overline{G} | | 150 | ns |

recommended timing requirements for programming: $V_{CC} = 6.5\text{ V}$ and $V_{PP} = 13\text{ V}$ (SNAPI Pulse), $T_A = 25^\circ\text{C}$, (see Note 4)

| | | MIN | TYP | MAX | UNIT |
|------------------|----------------------------|-----|-----|-----|---------------|
| $t_w(PGM)$ | Pulse duration, program | 95 | 100 | 105 | μs |
| $t_{su}(A)$ | Setup time, address | 2 | | | μs |
| $t_{su}(E)$ | Setup time, \overline{E} | 2 | | | μs |
| $t_{su}(G)$ | Setup time, \overline{G} | 2 | | | μs |
| $t_{su}(D)$ | Setup time, data | 2 | | | μs |
| $t_{su}(V_{PP})$ | Setup time, V_{PP} | 2 | | | μs |
| $t_{su}(V_{CC})$ | Setup time, V_{CC} | 2 | | | μs |
| $t_h(A)$ | Hold time, address | 0 | | | μs |
| $t_h(D)$ | Hold time, data | 2 | | | μs |

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).




7-188

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77261-1443

8961725 0085681 08T

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 2. AC Test Output Load Circuit

AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.




Figure 3. Read-Cycle Timing



TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


8961725 0085682 T16

7-189

**TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE
TMS27PC010A 1048576-BIT PROGRAMMABLE
READ-ONLY MEMORY**

SMLS110B – NOVEMBER 1990 – REVISED JUNE 1995

PROGRAMMING INFORMATION



$^\dagger t_{dis}(G)$ and $t_{en}(G)$ are characteristics of the device but must be accommodated by the programmer.

‡ 13-V V_{pp} and 6.5-V V_{CC} for SNAPI Pulse programming.

Figure 4. Program-Cycle Timing (SNAPI Pulse Programming)



7-190

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085683 952