SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

- Organization . . . 128K × 8
- Single 5-V Power Supply
- Operationally Compatible With Existing Megabit EPROMs
- Industry Standard 32-Pin Dual-In-line Package, 32-Lead Plastic Leaded Chip Carrier, and 32-Lead Thin Small-Outline Package
- All inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

V_{CC} ± 10%
'27C010A-10 100 ns
'27C/PC010A-12 120 ns
'27C/PC010A-15 150 ns
'27C/PC010A-20 200 ns


- 8-Bit Output For Use In Microprocessor-Based Systems
- Very High-Speed SNAP! Pulse Programming
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Latchup immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active . . . 165 mW Worst Case
 - Standby . . . 0.55 mW Worst Case (CMOS-input Levels)
- PEP4 Version Available With 168-Hour Burn-in and Choices of Operating Temperature Ranges

description


The TMS27C010A series are 1048576-bit, ultraviolet-light erasable, electrically programmable read-only memories.

The TMS27PC010A series are 1048576-bit, one-time electrically programmable read-only memories.

J AND N PACKAGES (TOP VIEW)



FM PACKAGE (TOP VIEW)



	PIN NOMENCLATURE
A0-A16	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs Chip Enable
<u> </u>	Output Enable
GND	Ground
NC	No Internal Connection
PGM	Program
Vcc	5-V Power Supply
VPP	13-V Power Supply †


[†]Only in program mode

PRODUCTION DATA Information is current as of publication date Products conform to specifications per the terms of Taxas instrument standard warranty. Production processing does not necessarily includtesting of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995



[†] The packages shown are for pinout reference only.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0085673 TO3 🖿

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

description (continued)

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pullup resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C010A EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C010A is also offered with two choices of temperature ranges, 0°C to 70°C (JL suffix) and -40°C to 85°C (JE suffix). The TMS27C010A is also offered with 168-hour burn-in on both temperature ranges (JL4 and JE4 suffix). (See table below.)

The TMS27PC010A OTP PROM is offered in a dual-in-line plastic package (N suffix), a 32-pin, plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FM suffix), and a 32-lead TSOP package (DD and DU suffixes). The TMS27PC010A is offered with two choices of temperature ranges, 0°C to 70°C (NL, FML, DDL, and DUL suffixes) and -40°C to 85°C (NE, FME, DDE, and DUE suffixes). (See table below.)

EPROM AND OTP PROM	TEMPERAT	R OPERATING URE RANGES EP4 BURN-IN	SUFFIX FOR PEP4 168 HOUR BURN-IN VS TEMPERATURE RANG			
	0°C to 70°C	- 40°C to 85°C	0°C to 70°C	- 40°C to 85°C		
TMS27C010A-xxx	JL	JE	JL4	JE4		
	NL	NE	NL4	NE4		
T1100TD D0101	FML	FME	FML4	FME4		
TMS27PC010A-xxx	DDL	DDE				
Ī	DUL	DUE				

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), thus are ideal for use in microprocessor-based systems. One other 13-V supply is needed for programming. All programming signals are TTL level. These devices are programmable using the SNAP! Pulse programming algorithm. The SNAP! Pulse programming algorithm uses a VPP of 13 V and a $V_{\rm CC}$ of 6.5 V for a nominal programming time of thirteen seconds. For programming outside the system, existing EPROM programmers can be used. Locations can be programmed singly, in blocks, or at random.



SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

operation

The seven modes of operation are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse), and 12 V on A9 for signature mode.

		MODE [†]										
FUNCTION	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATU	JRE MODE				
Ē	V _{IL}	V _{IL}	VIH	VIL	VIL	VIH	,	/IL				
Ğ	V _{IL}	ViH	×	VIH	VIL	Х		/IL				
PGM	Х	×	х	VIL	VIH	Х		X				
Vpp	Vcc	Vcc	Vcc	V _{PP}	Vpp	V _{PP}	V	cc				
VCC	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc		CC				
A9	Х	х	×	X	X	x	V _H ‡	VH‡				
A0	Х	Х	Х	X	Х	х	VIL	VIH				
	ļ					-		CC	DDE			
DQ0-DQ7	Data Out	Hi-Z	Hi-Z	Data In	Data Out	Hi-Z	MFG	DEVICE				
					·		97	D6				

[†] X can be VIL or VIH.

read/output disable

When the outputs of two or more TMS27C010As or TMS27PC010As are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C010A and TMS27PC010A is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 30 mA to 500 μ A by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure (TMS27C010A)

Before programming, the TMS27C010A EPROM is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C010A, the window should be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by ultraviolet light.

initializing (TMS27PC010A)

The one-time programmable TMS27PC010A PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

7-182

8961725 0085675 886

[‡]VH = 12 V ± 0.5 V.

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

SNAP! Pulse programming

The TMS27C010A and TMS27PC010A are programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which programs in a nominal time of thirteen seconds. Actual programming time varies as a function of the programmer used.

The SNAP! Pulse programming algorithm uses an initial pulse of 100 microseconds (µs) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{E} = V_{IL}$, $\overline{G} = V_{IH}$. Data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, \overline{PGM} is pulsed low.

More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAPI Pulse programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$.

program inhibit

Programming can be inhibited by maintaining a high level input on the E or PGM pins.

program verify

Programmed bits can be verified with V_{PP} = 13 V when $\overline{G} = V_{IL}$, $\overline{E} = V_{IL}$, and $\overline{PGM} = V_{IH}$.






Figure 1. SNAP! Pulse Programming Flowchart



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0085677 659 🖿

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995


signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All addresses must be held low. The signature code for these devices is 97D6. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code D6 (Hex), as shown by the signature mode table below.

		PINS								
IDENTIFIERT	AO	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	VIH	1	1	0	1	0	1	1	0	D6

TE = G = VII , A1 - A8 = VIL, A9 = VH, A10-A16 = VIL, VPP = VCC-

logic symbol‡



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. J package illustrated.



SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

recommended operating conditions

				'27C0-	OA/PC	010A-12 010A-15 010A-20	UNIT
L				MIN	TYP	MAX	1
Vcc	Supply	Read mode (see Note 2)		4.5	5	5.5	V
	voltage	SNAP! Pulse programming algor	rithm	6.25	6.5	6.75	V
Vpp	Supply	Read mode (see Note 3)	-,		Vcc	V _{CC} +0.6	V
	Voltage SNAPI Pulse programming elections	13.25	V				
VIH	High-level o	c input voltage	TTL	2		V _{CC} +0.5	
			CMOS	V _{CC} -0.2		V _{CC} +0.5	V
V _{IL}	Low-level d	c input voltage	TTL	- 0.5		0.8	
			CMOS	- 0.5		GND+0.2	V
T _A	Operating fr	ee-air temperature	'27C010AJL,JL4 '27PC010ANL, FML, DDL, DUL	0		70	°C
^T A	Operating fr	ee-air temperature	'27C010AJE,JE4 '27PC010ANE, FME, DDE, DUE	- 40		85	°C

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

3. During programming, Vpp must be maintained at 13 V \pm 0.25 V.



7-186

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0085679 421

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
	OH High-level dc output voltage		I _{OH} = -20 μA	V _{CC} -0.2		V
Vон			I _{OH} = -2.5 mA	3.5		
			I _{OL} = 2.1 mA		0.4	V
VOL Low-level dc output voltage			I _{OL} = 20 μA		0.1	
l ₁	Input current (leakage)		V _I = 0 V to 5.5 V		±1	μΑ
10	Output current (leakage)		VO = 0 V to VCC		±1	μΑ
IPP1	Vpp supply current		Vpp = Vcc = 5.5 V		10	μΑ
IPP2	Vpp supply current (during program	pulse)	Vpp = 13 V		50	mA
112		TTL-input level	V _{CC} = 5.5 V, E = V _{IH}		500	μA
ICC1	VCC supply current (standby) CMOS-input level		V _{CC} = 5.5 V, \vec{E} = V _{CC} ± 0.2 V		100	
ICC2	VCC supply current (active) (output	open)	V _{CC} = 5.5 V, E = V _{IL} t _{cycle} = minimum cycle time [†] , outputs open		30	mA

[†] Minimum cycle time = maximum access time.

capacitance over recommended ranges of supply voltage and operating free-air temperature. f = 1 MHz‡

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Ci	Input capacitance	V _I = 0 V, f = 1 MHz		4	8	pF
Co	Output capacitance	V _O = 0 V, f = 1 MHz		6	10	рF

[‡] Capacitance measurements are made on sample basis only.

switching characteristics over recommended ranges of operating conditions (see Notes 4 and 5)

		TEST	TEST 27C010A-10 27F				'27C010A-15 '27PC010A-15		'27C010A-20 '27PC010A-20		UNIT	
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
ta(A)	Access time from address			100		120		150		200	ns	
ta(E)	Access time from chip enable			100		120		150		200	ns	
ten(G)	Output enable time from G	CL = 100 pF, 1 Series 74		55		55		75		75	ns	
^t dis	Output disable time from G or E, whichever occurs first ¶	TTL load, Input t _r ≤ 20 ns,	0	50	0	50	0	60	0	60	ns	
t _{v(A)}	Output data valid time after change of address, E, or G, whichever occurs first ¶	Input t _f ≤ 20 ns	0		0	<u> </u>	0		0		ns	

Value calculated from 0.5-V delta to measured output level.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).

5. Common test conditions apply for tdis except during programming.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

[§] All typical values are at TA = 25°C and nominal voltages.

TMS27C010A 1048576-BIT UV ERASABLE PROGRAMMABLE TMS27PC010A 1048576-BIT PROGRAMMABLE READ-ONLY MEMORY SML\$110B - NOVEMBER 1990 - REVISED JUNE 1995

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 4)

	PARAMETER	MIN	MAX	UNIT
^t dis(G)	Disable time, output disable time from \overline{G}	0	130	ns
^t en(G)	Enable time, output enable time from \overline{G}		150	ns

recommended timing requirements for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), $T_A = 25^{\circ}C$, (see Note 4)

			MIN	TYP	MAX	UNIT
tw(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μS
^t su(A)	Setup time, address		2	*		μS
t _{su(E)}	Setup time, E		2			μS
^t su(G)	Setup time, G		2			μs
t _{su(D)}	Setup time, data		2			μз
tsu(VPP)	Setup time, Vpp		2			μs
su(VCC)	Setup time, V _{CC}		2	-		μS
h(A)	Hold time, address					μѕ
th(D)	Hold time, data				—	μs

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing waveform).




POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 OO85681 OAT

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995


PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 2. AC Test Output Load Circuit

AC testing input/output wave forms



AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.





Figure 3. Read-Cycle Timing

SMLS110B - NOVEMBER 1990 - REVISED JUNE 1995

PROGRAMMING INFORMATION



[†] tdis(G) and ten(G) are characteristics of the device but must be accommodated by the programmer.

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0085683 952 📟

^{‡ 13-}V Vpp and 6.5-V VCC for SNAP! Pulse programming.