
SMLS240D-NOVEMBER 1990 - REVISED SEPTEMBER 1997

- D Organization ... 262 144 by 16 Bits
- D Single 5-V Power Supply
- D All Inputs/Outputs Fully TTL Compatible
- D Static Operations (No Clocks, No Refresh)
- D Max Access/Min Cycle Time

 $V_{CC} \pm 10\%$ '27C/PC240-10

100 ns '27C/PC240-12 120 ns '27C/PC240-15 150 ns

- D 16-Bit Output For Use in Microprocessor-Based Systems
- D Very High Speed SNAP! Pulse **Programming**
- D Power-Saving CMOS Technology
- D 3-State Output Buffers
- D 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- D Latchup Immunity of 250 mA on All Input and Output Lines
- D No Pullup Resistors Required
- D Low Power Dissipation ($V_{CC} = 5.5 \text{ V}$)
 - Active . . . 275 mW Worst Case
 - Standby . . . 0.55 mW Worst Case (CMOS-Input Levels)
- D **Temperature Range Options**



PIN NOMENCLATURE						
A0-A17	Address Inputs					
DQ0-DQ15	Inputs (programming)/Outputs					
E	Chip Enable					
G	Output Enable					
GND	Ground					
NC	No Connection					
VCC	5-V Supply					
VPP	13-V Power Supply [‡]					

[†]Pins 11 and 30 (J package) and pins 12 and 34 (FN package) must be connected externally to ground.

description

The TMS27C240 series are 262144 by 16-bit (4194304-bit), ultraviolet-light erasable, electrically programmable read-only memories (EPROMs).

The TMS27PC240 series are 262144 by 16-bit (4194304-bit), one-time programmable (OTP) electrically programmable read-only memories (PROMs).

These devices are fabricated using power-saving CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 TTL circuit without external resistors.

The TMS27C240 EPROM is offered in a dual-in-line ceramic package (J suffix) designed for insertion in mounting hole rows on 15,2-mm (600-mil) centers. The TMS27C240 is offered with two choices of temperature ranges of 0°C to 70°C (JL suffix) and – 40°C to 85°C (JE suffix). See Table 1.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include



Copyright © 1997, Texas Instruments Incorporated

[‡]Only in program mode

SMLS240D-NOVEMBER 1990 - REVISED SEPTEMBER 1997

TMS27C240 J PACKAGE										
(TOP VIEW)										
۷ _P <u>P</u> [1	J ₄₀	vcc							
E[2	39] A17							
DQ15[3	38] A16							
DQ14[4	37] A15							
DQ13[5	36] A14							
DQ12[6	35] A13							
DQ11[7	34] A12							
DQ10[8	33] A11							
DQ9[9	32] A10							
DQ8[10	31] A9							
GND†[11	30] GND†							
DQ7[12	29] A8							
DQ6[13	28] A7							
DQ5[14	27] A6							
DQ4[15	26] A5							
DQ3[16	25] A4							
DQ2[17	24] A3							
DQ1	18	23] A2							
DQ0	19	22	[] A1							
G[20	21	A0							

description (continued)

The TMS27PC240 OTP PROM is offered in a 44-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing (FN suffix). The TMS27PC240 is offered with two choices of temperature ranges of 0°C to 70°C (FNL suffix) and -40°C to 85°C (FNE suffix). See Table 1.

Table 1. Temperature Range Suffixes

	SUFFIX FOR OPERATING FREE- AIR TEMPERATURE RANGES						
	0°C TO 70°C	– 40°C TO 85°C					
TMS27C240-XXX	JL	JE					
TMS27PC240-XXX	FNL	FNE					

These EPROMs and OTP PROMs operate from a single 5-V supply (in the read mode), and they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming . All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

operation

The eight modes of operation for the TMS27C240 and TMS27PC240 are listed in Table 2. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V for SNAP! Pulse), and 12 V on A9 for the signature mode.

Table 2. Operation Modes

				FUNCTION T	•		
	Ē	G	V _{PP}	VCC	A9	A0	I/O
Read	V _{IL}	V _{IL}	VCC	vcc	х	х	DQ0-DQ7 DQ8-DQ15
Output Disable	V _{IL}	V _{IH}	Vcc	VCC	Х	Х	Hi-Z
Standby	v_{IH}	X	Vcc	VCC	Х	Х	Hi-Z
Programming	V_{IL}	V _{IH}	V _{PP}	VCC	Х	Х	Data In
Verify	v_{IH}	v_{IL}	V _{PP}	VCC	Х	Х	Data Out
Program Inhibit	V _{IH}	V _{IH}	V _{PP}	VCC	X	Х	Hi-Z
Signature Mode (Mfg)	V _{IL}	V _{IL}	VCC	vcc	v _H ‡	V _{IL}	Manufacturer's Code 0097
Signature Mode (Device)	VIL	VIL	VCC	Vcc	v _H ‡	V _{IH}	Device Code 0030

X can be V_{IL} or V_{IH}.

read/output disable

When the outputs of two or more TMS27C240s or TMS27PC240s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of a single device, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.



 $^{^{\}ddagger}$ V_H = 12 V \pm 0.5 V.

SMLS240D- NOVEMBER 1990 - REVISED SEPTEMBER 1997

latchup immunity

Latchup immunity on the TMS27C240 and TMS27PC240 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

power down

Active I_{CC} supply current can be reduced from 50 mA to 1 mA by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure (TMS27C240)

Before programming, the TMS27C240 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity \times exposure time) is 15-W·s/cm². A 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C240, the window should be covered with an opaque label.

initializing (TMS27PC240)

The one-time programmable TMS27PC240 PROM is provided with all bits in the logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

SNAP! Pulse programming

The TMS27C240 and TMS27PC240 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart, shown in Figure 1.

The initial setup is $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{E} = V_{IH}$, and $\overline{G} = V_{IH}$. Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ15. Once addresses and data are stable, the programming mode is achieved when \overline{E} is pulsed low (V_{IL}) with a pulse duration of $t_{W(PGM)}$. Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at $V_{PP} = 13$ V, $V_{CC} = 6.5$ V, $\overline{E} = V_{IH}$, and $\overline{G} = V_{IL}$. If the correct data is not read, the programming is performed by pulling \overline{E} low with a pulse duration of $t_{W(PGM)}$. This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with $V_{CC} = V_{PP} = 5$ V \pm 10%.

program inhibit

Programming can be inhibited by maintaining a high level input on the \overline{E} and \overline{G} pins.

program verify

Programmed bits can be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{II}$ and $\overline{E} = V_{IH}$.



SMLS240D- NOVEMBER 1990 - REVISED SEPTEMBER 1997

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 31 for the J package) is forced to 12 V. Two identifier bytes are accessed by toggling A0. DQ0–DQ7 contain the valid codes. All other addresses must be held low. The signature code for these devices is 9730. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 30 (Hex), as shown in Table 3.

Table 3. Signature Mode

IDENTIFIEDT					PII	NS				
IDENTIFIERT	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	VIL	1	0	0	1	0	1	1	1	97
DEVICE CODE	V _{IH}	0	0	1	1	0	0	0	0	30

TE = G = V_{IL}, A9 = V_H, A1 – A8 = V_{IL}, A10 – A17 = V_{IL}, V_{PP} = V_{CC}, PGM = V_{IH} or V_{IL}.





Figure 1. SNAP! Pulse Programming Flow Chart



logic symbol†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

SMLS240D- NOVEMBER 1990 - REVISED SEPTEMBER 1997

recommended operating conditions

				MIN	NOM	MAX	UNIT	
Vo e Supply voltage		Read mode (se	e Note 2)	4.5	5	5.5	V	
VCC	VCC Supply voltage		ogramming algorithm	6.25	6.5	6.75	V	
\/	Supply voltage	Read mode		V _{CC} -0.6		V _{CC} +0.6	V	
VPP		SNAP! Pulse pr	ogramming algorithm	12.75	13	13.25	V	
V	V _{IH} High-level dc input voltage		ΠL	2		V _{CC} +0.5	V	
I VIH		Figri-level de Input Voltage	High-level dc lifput voltage		CMOS	V _{CC} - 0.2		V _{CC} +0.5
V	Low-level dc input voltage		ΠL	- 0.5		8.0	V	
VIL	Low-level dc input voltage		CMOS	- 0.5		0.2	V	
TA	Operating free-air temperature		'27C240JL '27PC240FNL	0		70	°C	
ТА	Operating free-air temperature		'27PC240FNE '27C240JE	- 40		85	°C	

NOTE 2: V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.



NOTE 1: All voltage values are with respect to GND.

SMLS240D- NOVEMBER 1990 - REVISED SEPTEMBER 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V	Limb lavel de autout vallage	I _{OH} = - 400 μA	2.4		V
Vон	High-level dc output voltage	I _{OH} = - 20 μA	V _{CC} - 0.1		V
Vai	Low level de output voltage	I _{OL} = 2.1 mA		0.4	V
VOL Low-level dc output voltage		I _{OL} = 20 μA		0.1	٧
Ιį	Input current (leakage)	V _I = 0 V to 5.5 V		±1	μΑ
Ю	Output current (leakage)	$V_O = 0 V \text{ to } V_{CC}$		±1	μΑ
I _{PP1}	Vpp supply current	$V_{PP} = V_{CC} = 5.5 \text{ V}$		10	μΑ
IPP2	Vpp supply current (during program pulse)	Vpp = 13 V		50	mA
	VCC cumply current (standby)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IH}$		1	mA
ICC1	VCC supply current (standby)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{CC}$		100	μА
lCC2	V _{CC} supply current (active)	V _{CC} = 5.5 V, \overline{E} = V _{IL} , t _{cycle} = minimum cycle time, outputs open		50	mA

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	түр‡	MAX	UNIT
Ci	Input capacitance	V _I = 0 V		4	8	pF
Co	Output capacitance	V _O = 0 V		8	12	pF

TCapacitance measurements are made on a sample basis only.

switching characteristics over recommended ranges of operating conditions (see Notes 3 and 4)

PARAMETER		TEST CONDITIONS	'27C240-10 '27 PC240-10		'27C240-12 '27PC240-12		'27C240-15 '27PC240-15		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150	ns
ta(E)	Access time from chip enable	C _I = 100 pF,		100		120		150	ns
ten(G)	Output enable time from \overline{G}	1 Series 74		50		50		50	ns
[†] dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first †	TTL load, Input $t_r \le 20 \text{ ns}$, Input $t_f \le 20 \text{ ns}$	0	50	0	50	0	50	ns
t _V (A)	Output data valid time after change of address, E, or G, whichever occurs first§		0	·	0		0		ns

[§] Value calculated from 0.5 V delta to measured level.

NOTES: 3. For all switching characteristics, the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (see Figure 2).

4. Common test conditions apply for t_{dis} except during programming.



[‡] Typical values are at T_A = 25°C and nominal voltages.

SMI S240D- NOVEMBER 1990 - REVISED SEPTEMBER 1997

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)


	PARAMETER	MIN	MAX	UNIT
^t dis(G)	Output disable time from G	0	100	ns
ten(G)	Output enable time from G		150	ns


NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (See Figure 2)

timing requirements for programming

			MIN	NOM	MAX	UNIT
^t w(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t _{su(A)}	Setup time, address		2			μs
t _{su(E)}	Setup time, E		2			μs
t _{su(G)}	Setup time, G		2			μs
t _{su(D)}	Setup time, data		2			μs
t _{su(VPP)}	Setup time, Vpp		2			μs
t _{su(VCC)}	Setup time, V _{CC}		2			μs
^t h(A)	Hold time, address		0			μs
t _{h(D)}	Hold time, data		2			μs

PARAMETER MEASUREMENT INFORMATION





NOTES: A. C_L includes probe and fixture capacitance.

B. The ac testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

Figure 2. The ac Testing Output Load Circuit and Waveform





Figure 3. Read-Cycle Timing

SMI S2/0D_NOVEMBER 1990 _ REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




†13-V Vpp and 6.5-V V_{CC} for SNAP! Pulse programming

Figure 4. Programming-Cycle Timing (SNAP! Pulse Programming)

FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018




SMLS240D-NOVEMBER 1990 - REVISED SEPTEMBER 1997

J (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

