
SMJS020B - OCTOBER 1994 - REVISED JUNE 1995

- Organization . . . 256K × 8-Bits
- Pin Compatible With Existing 2-Megabit EPROMs
- V<sub>CC</sub> Tolerance ±10%
- All inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time

'28F020-10	100 ns
'28F020-12	120 ns
'28F020-15	150 ns
'28F020-17	170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-in and Choice of Operating Temperature Ranges
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup immunity of 250 mA on All input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - 40°C to 125°C



PIN NO	OMENCLATURE
A0-A17	Address Inputs
DQ0-DQ7	Inputs (programming)/Outputs
Ē	Chip Enable
G	Output Enable
Vcc	5-V Power Supply
VPP	12-V Power Supply
Vss	Ground
l₩ĭ	Write Enable

#### description


The TMS28F020 flash memory is a 2097152-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100000 and 10000 program/erase-endurance-cycle versions.

The TMS28F020 is offered in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix) and a 32-lead thin small-outline package (DD suffix).


PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all perameters.



Copyright © 1995, Texas instruments incorporated




## device symbol nomenciature





8961725 0085562 247


# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.



# functional block diagram





7-70

8961725 DD85564 D1T 📟

#### operation

The operation of the TMS28F020 is fully summarized in Table 1 with required signal levels shown for each operation. The sections following the table describe operations in detail.

Table 1. Operation Modes

			FUNCTION <sup>†</sup>									
	MODE	V <sub>PP</sub> ‡ (1)	Ē (22)	G (24)	A0 (12)	A9 (26)	W (31)	DQ0-DQ7 (13-15, 17-21)				
	Read	VPPL	VIL	VIL	×	Х	ViH	Data Out				
	Output Disable	VPPL	VIL	VIH	Х	Х	VIH	Hi-Z				
Read	Standby and Write Inhibit	VPPL	VIH	X	Х	Х	Х	Hi-Z				
				VIL	VIL	,	V	Mfr-Equivalent Code 89h				
	Algorithm-Selection Mode	VPPL	VIL		VIH	VID	VIH	Device-Equivalent Code BDh				
	Read	VPPH	VIL	VIL	Х	Х	ViH	Data Out				
Read/	Output Disable	VPPH	V <sub>IL</sub>	VIH	х	Х	VIH	Hi-Z				
Write	Standby and Write Inhibit	VPPH	VIH	×	X	×	×	Hi-Z				
	Write	VPPH	VIL	VIH	×	×	VIL	Data In				

TX can be VIL or VIH.

#### read/output disable

When the outputs of two or more TMS28F020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F020, a low-level signal is applied to  $\overline{E}$  and  $\overline{G}$ . All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these terminals.

### standby and write inhibit

Active I<sub>CC</sub> current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or to 100 μA with a high CMOS level on E. In this mode, all outputs are in the high-impedance state. The TMS28F020 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

## algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to V<sub>ID</sub>. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 89h, and A0 high selects the device-equivalent code BDh, as shown in the algorithm-selection mode table below:

					TERM	INALS				
IDENTIFIERS	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	VIL	1	0	0	0	1	0	0	1	89
Device-Equivalent Code	VIH	1	0	1	1	1	1	0	1	BD

\$\overline{E} = \overline{G} = V\_{|L|}, A1 - A8 = V\_{|L|}, A9 = V\_{|D|}, A10 - A17 = V\_{|L|}, V\_{PP} = V\_{PPL}.

## programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterward, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly (refer to the Fastwrite and Fasterase algorithms for further detail).



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

<sup>‡</sup> VPPL ≤ VCC + 2 V; VPPH is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

## command register

The command register controls the program and erase functions of the TMS28F020. The algorithm-selection mode can be activated using the command register in addition to the method described in the algorithm-selection mode section. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse and the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when  $V_{CC}$  is below the erase/write lockout voltage,  $V_{LKO}$ .

# power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  require it to have a bypass capacitor to  $V_{SS}$  as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions** 

COMMAND	REQUIRED	FIRS	ST BUS CYCLE	SECOND BUS CYCLE				
	CYCLES	OPERATION	ADDRESS	DATA	OPERATION†	ADDRESS	DATA	
Read	1	Write	Х	00h	Read	RA	RD	
Algorithm-Selection Mode	3	Write	х	90h	Read	0 0000 0 0001	89h BDh	
Set-Up-Erase/Erase	2	Write	х	20h	Write	Y	20h	
Erase Verify	2	Write	EA	A0h	Read	×	EVD	
Set-Up-Program/Program	2	Write	×	40h	Write			
Program Verify	2	Write	×	COh		PA	PD	
Reset	2	Write	×	FFh	Read Write	X	PVD	

<sup>†</sup> Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify

RA Address of memory location to be read

PA Address of memory location to be programmed. Address is latched on the falling edge of  $\overline{W}$ .

RD Data read from location RA during the read operation

EVD Data read from location EA during erase verify

PD Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ .

PVD Data read from location PA during program verify

#### command definitions

#### read command

Memory contents can be accessed while Vpp is high or low. When Vpp is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

#### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 00000h, and the device-equivalent code (BDh) is identified by the value read from address location 00001h.

#### set-up-erase/erase commands

The erase algorithm begins with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 20h, into the command register. Writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command. A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

#### erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the byte to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F020 applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation must be executed. Figure 1 shows the combination of commands and bus operations for electrically erasing the TMS28F020.

#### set-up-program/program commands

The programming algorithm begins with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.



SMJS020B - OCTOBER 1994 - REVISED JUNE 1995

## program-verify command

The TMS28F020 can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F020 applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 2 shows how commands and bus operations are combined for byte programming.

#### reset command

To reset the TMS28F020 after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device will default to the read mode.

## Fastwrite algorithm

The TMS28F020 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 2. This algorithm programs in a nominal time of four seconds.

# Fasterase algorithm

The TMS28F020 is erased using the Texas Instruments Fasterase algorithm shown in Figure 1. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in two seconds.

## parallel erasure


To reduce total erase time, several devices can be erased in parallel. Since each Flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again for this erase cycle. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving  $\overline{E}$  high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



7-74

8961725 0085568 765




NOTES: A. Refer to the recommended operating conditions for the value of VPPH.

B. Refer to the recommended operating conditions for the value of VPPL.

Figure 1. Flash-Erase Flowchart: Fasterase Algorithm





NOTES: A. Refer to the recommended operating conditions for the value of VPPH.


B. Refer to the recommended operating conditions for the value of VPPL.

Figure 2. Programming Flowchart: Fastwrite Algorithm

TEXAS INSTRUMENTS

POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

| 8961725 0085570 313 📟



 $\dagger$  n = number of devices being erased.

Figure 3. Parailel-Erase Flow Diagram



SMJS020B - OCTOBER 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unle	ss otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	-0.6 V to 7 V
Supply voltage range, V <sub>PP</sub>	0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	0.6 V to V <sub>CC</sub> + 1 V
A9 Output voltage range (see Note 3)	-0.6 V to 13.5 V
Operating free-air temperature range during read/erase/program, Ta:	-0.0 V to VCC + 1 V
L	0°C to 70°C
E	40°C to 85°C
Q	40°C to 125°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

- 2. The voltage on any input can undershoot to -2 V for periods less than 20 ns.
- 3. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

## recommended operating conditions

				MIN	TYP	MAX	UNIT
Vcc	Supply voltage	During write/read/flash erase	)	4.5	5	5.5	V
Vpp	Supply voltage	During read only (VPPL)		0	-	Vcc+2	٧
<b>1</b> PP	Oupply voltage	During write/read/flash erase	(VPPH)	11.4 12 12.6		v	
VIH		TTL inputs	2		V <sub>CC</sub> + 0.5		
- 111	g love, de mpar		CMOS inputs	V <sub>CC</sub> - 0.5	V <sub>CC</sub> + 0.5		٧
VIL	Low-level dc input	voltage	TTL inputs	0.5		8.0	
			CMOS inputs	GND - 0.2 GND		GND + 0.2	٧
V <sub>ID</sub>	Voltage level on A9	for algorithm-selection mode		11.5		13	



7-76

8961725 0085572 196

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to VSS.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	DITIONS	MIN	MAX	UNIT
****			I <sub>OH</sub> = - 2.5 mA		2.4		٧
νон	High-level output voltage		I <sub>OH</sub> = - 100 μA		V <sub>CC</sub> - 0.4		•
			I <sub>OL</sub> = 5.8 mA			0.45	V
VOL	Low-level output voltage		l <sub>OL</sub> = 100 μA			0.1	
I <sub>ID</sub>	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max			200	μΑ
		All except A9	V <sub>I</sub> = 0 V to 5.5 V			±1	μА
ll .	Input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V			± 200	
ю	Output current (leakage)		V <sub>O</sub> = 0 V to V <sub>C</sub> O			±10	μΑ
	Manager (road/atondby)		Vpp = VppH,	Read mode		200	μΑ
IPP1	Vpp supply current (read/standby)		Vpp = VppL			±10	μΑ
IPP2	Vpp supply current (during program pulse	PP supply current (during program pulse) (see Note 4)				30	mA
IPP3	Vpp supply current (during flash erase) (	Vpp = VppH			30	mA	
IPP4	Vpp supply current (during program/eras (see Note 4)	Vpp supply current (during program/erase verify) see Note 4)				5	mA
		TTL-input level	V <sub>CC</sub> = 5.5 V,	E = VIH		1	mA
ccs	VCC supply current (standby)	CMOS-input level	V <sub>CC</sub> = 5.5 V,	E = V <sub>C</sub> C		100	μА
lcc1*	VCC supply current (active read)		V <sub>CC</sub> = 5.5 V, f = 6 MHz,	E = V <sub>1L</sub> , IOUT = 0 mA		30	mA
ICC2	VCC average supply current (active write	) (see Note 4)	VCC = 5.5 V, Programming in	E = V <sub>IL</sub> , progress		10	mA
ICC3	VCC average supply current (flash erase	V <sub>CC</sub> = 5.5 V <sub>i</sub> Erasure in progre	Ē = V <sub>IL</sub> , ess		15	mA	
ICC4	V <sub>CC</sub> average supply current (program/er (see Note 4)	ase verify)	VCC = 5.5 V, Vpp = VppH, Program/erase v	$\vec{E} = V_{ L}$ , erify in progress		15	mA
VLKO	VCC erase/write lockout voltage		Vpp = VppH		2.5		V

NOTE 4: Not 100% tested; characterization data available.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance	V <sub>I</sub> = 0 V		6	pF
Co	Output capacitance	V <sub>O</sub> = 0 V	T	12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.



SMJS020B - OCTOBER 1994 - REVISED JUNE 1995

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST	ALTERNATE	'28F02	20-10	'28F02	20-12	'28F02	20 - 15	'28F02	20-17	
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address, A0-A17		tavov		100		120		150		170	ns
<sup>t</sup> a(E)	Access time from chip enable, E		tELQV		100		120		150		170	ns
<sup>t</sup> en(G)	Access time from output enable, G		<sup>t</sup> GLQV	-	45		50		55		60	ns
<sup>t</sup> c(R)	Cycle time, read	1	tavav	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, E going low to low-impedance output		<sup>t</sup> ELQX	0		0	-	0		0		ns
<sup>t</sup> d(G)	Delay time, G going low to low-impedance output	C <sub>L</sub> = 100 pF, 1 Series 74 TTL load, Input t <sub>r</sub> ≤ 20 ns,	<sup>t</sup> GLQX	0		0		0		0		ns
<sup>t</sup> dis(E)	Chip disable time to high-impedance output	Input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	55	0	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Output disable time to high-impedance output		<sup>t</sup> GHQZ	0	30	0	30	o	35	0	35	ns
<sup>t</sup> h(D)	Hold time, data valid from address, E or G†		tAXQX	0		0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time before read		<sup>t</sup> WHGL	6		6		6		6		μs

<sup>†</sup> Whichever occurs first



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

# timing requirements—write/erase/program operations

		ALTERNATE	'2	8F020-1	0	'2	8F020-1	2	
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>c</sub> (W)	Cycle time, write using W	tavav	100			120			ns
t <sub>c(W)PR</sub>	Cycle time, programming operation	twhwh1	10			10			μs
tc(W)ER	Cycle time, erase operation	twhwh2	9.5	10		9.5	10		ms
th(A)	Hold time, address	tWLAX	55			60			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
t <sub>su(A)</sub>	Setup time, address	tavwl	0			0			ns
t <sub>su(D)</sub>	Setup time, data	tD√WH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20		, , , , , , , ,	ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E going low	typel	1			1			μS
trec(W)	Recovery time, W before read	twhgL	6			6			μs
t <sub>rec(R)</sub>	Recovery time, read before W	<sup>t</sup> GHWL	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twlwh	60			60			ns
tw(WH)	Pulse duration, W high	twhwL_	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	typpr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	typpe	1			1			μs

		ALTERNATE	'2	8F020-1	5	'2	8F020-1	7	UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t <sub>c</sub> (W)	Cycle time, write using W	tavav	150			170			ns
tc(W)PR	Cycle time, programming operation	twhwh1	10			10			μs
tc(W)ER	Cycle time, erase operation	twHwH2	9.5	10		9.5	10		ms
th(A)	Hold time, address	†WLAX	60			70			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after W high	twhox	10			10			ns
tsu(A)	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>D</sub> VWH	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns
t <sub>su</sub> (VPPEL)	Setup time, VPP to E going low	t∨PEL	1			1			μ\$
t <sub>rec</sub> (W)	Recovery time, W before read	twhgL	6			6			μs
t <sub>rec(R)</sub>	Recovery time, read before W	t <sub>GHWL</sub>	0			0			μs
tw(W)	Pulse duration, W (see Note 5)	twLwH	60			60			ns
tw(WH)	Pulse duration, W high	tWHWL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	typpr	1			1			μs
tf(VPP)	Fall time, VPP	typpe	1			1			μз

NOTE 5: Rise/fall time ≤ 10 ns




POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

# timing requirements — alternative E-controlled writes


		ALTERNATE SYMBOL	'28F020-10		'28F020-12		'28F020-15		'28F020-17		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(W)	Cycle time, write using E	t <sub>AVAV</sub>	100		120		150		170		ns
t <sub>c(E)PR</sub>	Cycle time, programming operation	<sup>t</sup> EHEH	10		10		10		10		με
th(EA)	Hold time, address	†ELAX	75		80		80		90		ns
th(ED)	Hold time, data	t <sub>EHDX</sub>	10		10		10		10		ns
th(W)	Hold time, W	tEHWH	0		0		0		0		ns
<sup>t</sup> su(A)	Setup time, address	t <sub>AVEL</sub>	0		0		0		0		ns
<sup>t</sup> su(D)	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su</sub> (W)	Setup time, W before E	tWLEL.	0		0		0		0	1	ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL.	1		1		1		1		μs
<sup>t</sup> rec(E)R	Recovery time, write using E before read	t <sub>EHGL</sub>	6		6		6		6		μs
<sup>t</sup> rec(E)W	Recovery time, read before write using E	<sup>t</sup> GHEL	0		0		0		0		μs
t <sub>w(E)</sub>	Pulse duration, write using E	<sup>t</sup> ELEH	70	1	70		70		80	İ	ns
tw(EH)	Pulse duration, write, E high	tEHEL	20		20		20		20		ns

## PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

## LOAD CIRCUIT



**VOLTAGE WAVEFORMS** 

The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device terminals.

Figure 4. Load Circuit and Voltage Waveforms



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

8961725 0085576 831 🖿

SMJS020B - OCTOBER 1994 - REVISED JUNE 1995

## PARAMETER MEASUREMENT INFORMATION




Figure 5. Read-Cycle Timing

### PARAMETER MEASUREMENT INFORMATION




Figure 6. Write-Cycle Timing



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

8961725 0085578 604

# PARAMETER MEASUREMENT INFORMATION




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing

# PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase-Cycle Timing



8961725 0085580 262 🖿