
SMJS825B - SEPTEMBER 1995 - REVISED JANUARY 1997

- Single Power Supply
   3.3 V ± 0.3 V '29LF040
   2.7 V to 3.6 V '29VF040
   5 V ± 10 % See '29F040 Data Sheet
- Organization . . . 512K × 8
- Eight Equal Sectors of 64K Bytes
  - Any Combination of Sectors Can Be Erased
  - Any Combination of Sectors Can Be Marked as Read-Only
- Compatible With JEDEC EEPROM Command Set
- Fully Automated On-Chip Erase and Byte-Program Operations
- 100000 Program/Erase Cycles
- Suspend-Erase/Resume-Erase Operation
- Compatible With JEDEC Byte-Wide Pinouts
- Low-Power Dissipation
  - Active Read . . . 20 mA Typical
  - Active PGM/Erase . . . 30 mA Typical
  - Standby . . . 25 μA Typical
- All Inputs/Outputs TTL Compatible



PIN NOMENCLATURE								
A0-A18 DQ0-DQ7 E G VCC VSS W	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable 3.3-V Power Supply Ground Write Enable							

# description

The TMS29LF040 and TMS29VF040 are 4194304-bit, low-voltage single-supply, programmable read-only memories that can be erased electrically and reprogrammed. These devices are organized as eight independent 64K-byte blocks and are offered with access times between 60 ns and 200 ns.

An on-chip state machine controls the program and erase operations. The embedded byte program and sector/chip-erase functions are fully automatic. The command set is compatible with that of JEDEC 4M-bit EEPROMs. A suspend/resume feature allows access to unaltered memory blocks during a sector-erase operation. Data protection of any sector combination is accomplished using a hardware sector-protection feature.

Device operations are selected by writing JEDEC-standard commands into the command register using standard microprocessor write timings. The command register acts as input to an internal state machine that interprets the commands, controls the erase and programming operations, outputs the status of the device, outputs data stored in the device, and outputs the device algorithm-selection code. On initial power-up operation, the device defaults to the read mode.

The TMS29xF040 is offered in a 32-pin plastic leaded chip carrier (FM suffix) using 1.25 mm (50-mil) lead pitch, a 32-pin thin small-outline package (DD suffix), and a reverse pinout thin small-outline package (DD suffix).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

#### **DD PACKAGE** (TOP VIEW) A11 0 32 ]**ਫ** Α9 2 31 ] A10 3 30 ٦Ē Α8 A13 [ 29 DQ7 A14 [ 28 DQ6 A17 6 27 DQ5 $\overline{\mathsf{w}}$ DQ4 26 Vcc [ 8 25 ] DQ3 24 A18 ] v<sub>ss</sub> A16 [ 10 23 DQ2 A15 11 22 DQ1 21 DQ0 A12 [ 12 A7 [ 13 20 ] A0 19 ] A1 A6 [ 14 A5 [ 15 18 □ A2 17 A4 [ 16 ] A3 **DU PACKAGE REVERSE PINOUT** (TOP VIEW) G $\nabla$ 32 ] A11 ] A9 A10 31 2 E 3 30 8A [ DQ7 [ 4 29 ] A13 DQ6 28 **7** A14 DQ5 [ ] A17 27 DQ4 7 26 ٦₩ DQ3 [ ] v<sub>cc</sub> 8 25 $V_{SS}$ 9 24 A18 DQ2 10 23 ] A16 DQ1 [ 11 22 ] A15 DQ0 12 21 ] A12 A0 13 20 **□** A7 Α1 14 19 **∃** Α6 15 ] A5 Α2 18




17

] A4


A3 [

16

# device symbol nomenclature




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FM package.

# block diagram



# memory sector architecture

7FFFFh	GAIV Buta Santau 7
70000h	64K-Byte Sector 7
6FFFFh	
60000h	64K-Byte Sector 6
5FFFFh	
50000h	64K-Byte Sector 5
4FFFFh	
40000h	64K-Byte Sector 4
3FFFFh	
30000h	64K-Byte Sector 3
2FFFFh	
20000h	64K-Byte Sector 2
1FFFFh	
10000h	64K-Byte Sector 1
0FFFFh	
00000h	64K-Byte Sector 0
ı	

	A18	A17	<u> A16</u>	Address Range
Sector 0	0	0	0	00000h – 0FFFFH
Sector 1	0	0	1	10000h – 1FFFFH
Sector 2	0	1	0	20000h – 2FFFFH
Sector 3	0	1	1	30000h - 3FFFFH
Sector 4	1	0	0	40000h – 4FFFFH
Sector 5	1	0	1	50000h – 5FFFFH
Sector 6	1	1	0	60000h – 6FFFFH
Sector 7	1	1	1	70000h – 7FFFFH

# memory sector architecture (continued)

**Table 1. Operation Modes** 

MODE					FUNCTION	onst			
MODE	Ē	G	w	A0	A1	A6	A9	DQ0-DQ7	
Read <sup>‡</sup>	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$	Х	Х	Х	Х	Data out	
Output disable	V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	Х	Х	Х	Х	Hi-Z	
Standby and write inhibit	$v_{IH}$	Х	Х	Х	Х	Х	Х	Hi-Z	
Algorithm-selection mode	V.,	Vii	VIH	$V_{IL}$	V	V	Vin	Mfr equivalent code 97h	
Algorithm-selection mode	V <sub>IL</sub>	V <sub>IL</sub>		V <sub>IH</sub>	VIL	VIL	V <sub>ID</sub>	Device equivalent code 94h	
Write§	V <sub>IL</sub>	$v_{IH}$	V <sub>IL</sub>	A0	<b>A</b> 1	A6	A9	Data in	
Sector protect	V <sub>IL</sub>	V <sub>ID</sub>	V <sub>IL</sub>	Х	Х	Х	V <sub>ID</sub>	Х	
Sector protect verify	V <sub>IL</sub>	$V_{IL}$	$v_{IH}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	۷ <sub>ID</sub>	Data out	
Sector unprotect	See Figure 16	See Figure 16	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	See Figure 16	Data out	
Sector unprotect verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	$v_{IH}$	V <sub>ID</sub>	Data out	
Erase operations	V <sub>IL</sub>	V <sub>IH</sub>	See Note 1	See Note 1					

TX can be V<sub>IL</sub> or V<sub>IH</sub>.

NOTE 1: Refer to Figure 6, Figure 7, Figure 8, and Figure 9.

### operation

#### read mode

To read the output of the TMS29xF040, a low-level logic signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. When two or more TMS29xF040 devices are connected in parallel, the output of any one device can be read without interference. The  $\overline{E}$  pin is power control and should be used for device selection. The  $\overline{G}$  pin is output control and should be used to gate the data output onto the bus from the selected device.

The address access time  $(t_{AVQV})$  is the delay from stable address to valid output data. The chip-enable access time  $(t_{ELQV})$  is the delay from  $\overline{E}$  = logic low and stable addresses to valid output data. The output-enable access time  $(t_{GLQV})$  is the delay from  $\overline{G}$  = logic low to valid output data, when  $\overline{E}$  = logic low and addresses are stable for at least  $t_{AVQV} - t_{GLQV}$ .

# standby mode

 $I_{CC}$  supply current is reduced by applying a logic-high level on  $\overline{E}$  to enter the standby mode. In the standby mode, the outputs are placed in the high-impedance state. Applying a CMOS logic-high level on  $\overline{E}$  reduces the current to 100  $\mu$ A maximum. Applying a TTL logic-high level on  $\overline{E}$  reduces the current to 1 mA maximum.

If the TMS29xF040 is deselected during erasure or programming, the device continues to draw active current until the operation is complete.

#### output disable

When  $\overline{G} = V_{IH}$  or  $\overline{E} = V_{IH}$ , output from the device is disabled and the output pins (DQ0-DQ7) are placed in the high-impedance state.



<sup>‡</sup> If  $\overline{G} = V_{IL}$ , then  $\overline{W}$  can be  $V_{IL}$ .  $\overline{G} = V_{IH}$  permits write operations.

<sup>§</sup> Refer to Table 3 for valid address and data during write.

### algorithm selection

The algorithm-selection mode provides access to a binary code that matches the device with its proper programming and erase command operations. This mode is activated when  $V_{ID}$  (11.5 V to 12.5 V) is placed on address pin A9. Address pins A1 and A6 must be logic-low. Two bytes of code are accessed by toggling address pin A0 from  $V_{IL}$  to  $V_{IH}$ . Address pins other than A0, A1 and A6 can be logic-low or logic-high.

The algorithm-selection code also can be read by using the command register. This is useful when  $V_{ID}$  is not available to be placed on address pin A9. Table 2 shows the binary algorithm selection codes for the TMS29xF040.

Table 2. Algorithm Selection Codes†

ALGORITHM SELECTION	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Byte 0	0	1	0	0	1	0	1	1	1	97h
Byte 1	1	1	0	0	1	0	1	0	0	94h

 $<sup>\</sup>dagger A1 = V_{IL}, A6 = V_{IL}, \overline{E} = \overline{G} = V_{IL}$ 

#### erasure and programming

Erasure and programming of the TMS29xF040 are accomplished by writing a sequence of commands using standard microprocessor write timing. The commands are written to a command register and input to the command-state machine. The command-state machine interprets the command entered and initiates program, erase, suspend, and resume operations as instructed. The command-state machine acts as the interface between the write-state machine and external-chip operations. The write-state machine controls all voltage generation, pulse generation, preconditioning, and verification of the contents of the memory. Program and block/chip-erase functions are fully automatic. Once the end of a program or erase operation has been reached, the device internally resets to the read mode. If  $V_{\rm CC}$  drops below the low-voltage-detect level (VLKO), any operation in progress is aborted and the device resets to the read mode. If a byte program or chip-erase operation is in progress, additional program/erase commands are ignored until the operation in progress completes.

# command definitions

Device operating modes are selected by writing specific address and data sequences into the command register. Table 3 defines the valid command sequences. Writing incorrect address and data values or writing them in the incorrect sequence causes the device to reset to the read mode. The command register does not occupy an addressable memory location. The register is used to store the command sequence along with the address and data needed by the memory array. Commands are written by setting  $\overline{E} = V_{IL}$  and  $\overline{G} = V_{IH}$  and bringing  $\overline{W}$  from logic-high to logic-low. Addresses are latched on the falling edge of  $\overline{W}$  and data is latched on the rising edge of  $\overline{W}$ . Holding  $\overline{W} = V_{IL}$  and toggling  $\overline{E}$  can be used as an alternative. Refer to the switching characteristics of write/erase/program operations section for specific timing information.



#### command definitions (continued)

Table 3. Command Definitions†

COMMAND	BUS CYCLES	1ST CYCLE ADDR DATA	2ND CYCLE ADDR DATA	3RD CYCLE ADDR DATA	4TH CYCLE ADDR DATA	5TH CYCLE ADDR DATA	6TH CYCLE ADDR DATA			
Read/reset	1	XXXXhF0h								
Read/reset	4	5555h AAh	2AAAh 55h	5555h F0h	RA RD					
Algorithm selection	4	5555h AAh	2AAAh 55h	5555h 90h	RA RD					
Byte program	4	5555h AAh	2AAAh 55h	5555h A0h	PA PD					
Chip erase	6	5555h AAh	2AAAh 55h	5555h 80h	5555h AAh	2AAAh 55h	5555h 10h			
Sector erase	6	5555h AAh	2AAAh 55h	5555h 80h	5555h AAh	2AAAh 55h	SA 30h			
Sector erase-suspend		XXXXh B0h	Erase-suspend valid during sector-erase operation							
Sector erase-resume		XXXXh 30h	Erase-resume valid only after erase-suspend							

#### LEGEND:

RA = Address of the location to be read

PA = Address of the location to be programmed

SA = Address of the sector to be erased

Address A18, A17, A16 select 1 of 8 sectors

RD = Data to be read at selected address location

PD = Data to be programmed at selected address location

† Address pins A18, A17, A16, A15 = V<sub>IL</sub> or V<sub>IH</sub> for all bus cycle addresses except for program address (PA), sector address (SA), and read address (RA).

#### read/reset command

The read or reset mode is activated by writing either of the two read/reset command sequences into the command register. The device remains in this mode until one of the other valid command sequences is input into the command register. Memory data is available in the read mode and can be read with standard microprocessor read-cycle timing.

On power up, the device defaults to the read/reset mode. A read/reset command sequence is not required and memory data is available.

#### algorithm-selection command

The algorithm-selection command allows access to a binary code that matches the device with the proper programming and erase-command operations. After writing the three-bus-cycle command sequence, the first byte of the algorithm selection code (97h) can be read from address XX00h. The second byte of the code (94h) can be read from address XX01h (see Table 2). This mode remains in effect until another valid command sequence is written to the device.

#### byte-program command

Byte programming is a four-bus-cycle command sequence. The first three bus cycles put the device into the program-setup state. The fourth bus cycle loads the address location and the data to be programmed into the device. The addresses are latched on the falling edge of  $\overline{W}$  and the data is latched on the rising edge of  $\overline{W}$  in the fourth bus cycle. The rising edge of  $\overline{W}$  starts the byte-program operation. The embedded byte-programming function automatically provides needed voltage and timing to program and verify the cell margin. Any further commands written to the device during the program operation are ignored.

Programming can be performed at any address location in any order. When erased, all bits are in a logic 1 state. Logic 0s are programmed into the device. Attempting to program logic 1 into a bit that was previously programmed to a logic 0 causes the internal pulse counter to exceed the pulse count limit. This sets the exceed timing limit indicator (DQ5) to a logic-high state. Only an erase operation can change bits from logic 0s to logic 1s. Figure 3 shows a flowchart of the typical device programming operation.



SMJS825B - SEPTEMBER 1995 - REVISED JANUARY 1997

#### byte-program command (continued)

The status of the device during the automatic programming operation can be monitored for completion using the data-polling feature or the toggle-bit feature. See the "operation status" section for a full description.

# chip-erase command

Chip-erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase-setup state. The next two bus cycles unlock the erase mode. The sixth bus cycle loads the chip-erase command. This command sequence is required to ensure that the memory contents are not erased accidentally. The rising edge of  $\overline{W}$  starts the chip-erase operation. Any further commands written to the device during the chip-erase operation are ignored.

The embedded chip-erase function automatically provides voltage and timing needed to program and verify all the memory cells prior to electrical erase. It then erases and verifies the cell margin automatically. The user is not required to program the memory cells prior to erase. The status of the device during the automatic chip-erase operation can be monitored for completion using the data-polling feature or the toggle-bit feature. See the operation status section for a full description. Figure 6 shows a flowchart for the typical chip-erase device operation.

#### sector-erase command

Sector erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase setup state. The next two bus cycles unlock the erase mode. The sixth bus cycle loads the sector-erase command and the sector-address location to be erased. Any address location within the desired sector may be used. The addresses are latched on the falling edge of  $\overline{W}$  and the sector-erase command (30h) is latched on the rising edge of  $\overline{W}$  in the sixth bus cycle. After a delay of 100  $\mu s$  from the rising edge of  $\overline{W}$ , the sector-erase operation begins on the selected sector(s).

Additional sectors can be selected to be erased concurrently during the sector-erase command sequence. For each additional sector to be selected for erase, another bus cycle is issued. The bus cycle loads the next sector-address location and the sector-erase command. The time between the end of the previous bus cycle and the start of the next bus cycle must be less than  $100~\mu s$ ; otherwise, the new sector location is not loaded. A time delay of  $100~\mu s$  from the rising edge of the last  $\overline{W}$  starts the sector-erase operation. If there is a falling edge of  $\overline{W}$  within the  $100-\mu s$  time delay, the timer is reset.

One to eight sector-address locations can be loaded in any order. The state of the delay timer can be monitored using the sector-erase delay indicator (DQ3). If DQ3 is logic-low, the time delay has not expired. See the "operation status" section for a description.

Any command other than erase suspend (B0h) or sector erase (30h) written to the device during the sector-erase operation causes the device to exit the sector-erase mode. The contents of the sector(s) selected for erase are not valid. To complete the sector-erase operation, re-issue the sector-erase command sequence.

The embedded sector-erase function automatically provides needed voltage and timing to program and to verify all of the memory cells prior to electrical erase and then erases and verifies the cell margin automatically. Programming the memory cells prior to erase is not required. The status of the device during the automatic sector-erase operation can be monitored for completion by using the data-polling feature or the toggle-bit feature. See the operation status section for a full description. Figure 8 shows a flowchart for the typical sector-erase device operation.

### erase-suspend command

The erase-suspend command (B0h) allows interruption of a sector-erase operation in order to read data from unaltered sectors of the device. Erase-suspend is a one-bus-cycle command. The addresses can be  $V_{IL}$  or  $V_{IH}$  and the erase-suspend command (B0h) is latched on the rising edge of  $\overline{W}$ . Once the sector-erase operation is in progress, the erase-suspend command requests the internal write-state machine to halt operation at



#### erase-suspend command (continued)

predetermined breakpoints. The erase-suspend command is valid only during the sector-erase operation and is invalid during the byte programming and chip-erase operations. The sector-erase delay timer expires immediately if the erase-suspend command is issued while the delay is active.

After erase-suspend is issued, the device takes between  $0.1~\mu s$  and  $15~\mu s$  to suspend the operation. The toggle bit must be monitored to determine when the suspend has been executed. When the toggle bit stops toggling, data can be read from sectors that are not selected for erase. See the "operation status" section for a full description. Reading from a sector selected for erase can result in invalid data.

Once the sector-erase operation is suspended, further writes of the erase-suspend command are ignored. Any command other than erase suspend (B0h) or erase resume (30h) written to the device during the erase suspend mode causes the device to exit the suspend mode. To complete the sector-erase operation, re-issue the sector-erase command sequence.

#### erase-resume command

The erase-resume command (30h) restarts a suspended sector-erase operation from where it was halted to completion. Erase resume is a one-bus-cycle command. The addresses can be  $V_{IL}$  or  $V_{IH}$  and the erase-resume command (30h) is latched on the rising edge of  $\overline{W}$ . When an erase-suspend/erase-resume command combination is written, the internal pulse counter (exceed timing limit) is reset. The erase-resume command is valid only in the erase-suspend state. After the erase-resume command is executed, the device returns to the valid sector-erase state and further writes of the erase-resume command are ignored. After the device has resumed the sector-erase operation, another erase-suspend command can be issued to the device.

# operation status

#### status-bit definitions

During operation of the automatic embedded program and erase functions, the status of the device can be determined by reading the data state of designated outputs. The data-polling bit (DQ7) and toggle-bit (DQ6) require multiple successive reads to observe a change in the state of the designated output. Table 4 defines the values of the status flags.

Table 4. Operation Status Flags†

Device Operation‡	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Byte programming in progress	D	Т	0	Х	0	Х	Х	Х
Byte programming exceed time limit	D	Т	1	Х	0	Х	Х	Х
Byte programming complete	D	D	D	D	D	D	D	D
Sector-/chip-erase in progress	0	Т	0	Х	1	Х	Х	Х
Sector-/chip-erase exceed time limit	0	Т	1	Х	1	Х	Х	Х
Sector-/chip-erase complete	1	1	1	1	1	1	1	1

T= toggle, D= data, X=data undefined

#### data-polling DQ7

The data-polling status function outputs the complement of the data latched into the DQ7 data register while the write-state machine is engaged in a program or erase operation. Data bit DQ7 changing from complement to true indicates the end of an operation. Data-polling is available only during the byte-programming, chip-erase, sector-erase, and sector-erase timing delay. Data-polling is valid after the rising edge of  $\overline{W}$  in the last bus cycle of the command sequence loaded into the command register. Figure 10 shows a flowchart for data-polling.



<sup>‡</sup> DQ4, DQ2, DQ1, DQ0 are reserved for future use.

#### data-polling DQ7 (continued)

During a byte-program operation, reading DQ7 outputs the complement of the DQ7 data to be programmed at the selected address location. Upon completion, reading DQ7 outputs the true DQ7 data loaded into the program data register. During the erase operations, reading DQ7 outputs a 0. Upon completion, reading DQ7 outputs a 1. Also, data-polling must be performed at a sector address that is within a sector being erased; otherwise, the status is invalid. When using data-polling, the address should remain stable throughout the operation.

During a data-polling read, while  $\overline{G}$  is low, data bit DQ7 may change asynchronously. Depending on the read timing, the system can read valid data on DQ7, while other DQ pins are still invalid. A subsequent read of the device is valid. See Figure 11 for the data-polling timing diagram.

#### toggle-bit DQ6

The toggle-bit status function outputs data on DQ6 that toggles between 1 and 0 while the write-state machine is engaged in a program or erase operation. When toggle-bit DQ6 stops toggling after two consecutive reads to the same address, the operation is complete. The toggle-bit is only available during the byte programming, chip erase, sector erase, and sector-erase timing delay. Toggle-bit data is valid after the rising edge of  $\overline{W}$  in the last bus cycle of the command sequence loaded into the command register. Figure 12 shows a flowchart for the toggle-bit status read algorithm. Depending on the read timing, DQ6 can stop toggling while other DQ pins are still invalid. A subsequent read of the device is valid. See Figure 13 for the toggle-bit timing diagram.

#### exceed time limit DQ5

The program and erase operations use an internal pulse counter to limit the number of pulses applied. If the pulse count limit is exceeded, DQ5 is set to a 1 data state. This indicates that the program or erase operation has failed. DQ7 will not change from complemented data to true data and DQ6 will not stop toggling when read. To continue operation, the device must be reset.

This condition occurs when attempting to program a logic 1 state into a bit that has been programmed previously to a logic 0. Only an erase operation can change bits from 0 to 1. After reset, the device is functional and can be erased and reprogrammed.

#### sector-load-timer DQ3

The sector-load-timer status bit, DQ3, is used to determine whether the time to load additional sector addresses has expired. After completion of a sector erase command sequence, DQ3 remains at a logic low for  $80~\mu s$ . This indicates that another sector-erase command sequence can be issued. If DQ3 is at a logic high, it indicates that the delay has expired and attempts to issue additional sector-erase commands are ignored. See the sector-erase command section for a description.

The data-polling bit and toggle bit are valid during the 100-µs time delay and can be used to determine if a valid sector-erase command has been issued. To ensure additional sector-erase commands have been accepted, the status of DQ3 should be read before and after each additional sector-erase command. If DQ3 is at a logic low on both reads, then the additional sector-erase command was accepted.

#### data protection

#### hardware-sector protection feature

This feature disables both programming and erase operations on any combination of one to eight sectors. Commands to program or erase a protected sector do not change the data contained in the sector. The data polling and toggle bit operate for 2  $\mu s$  to 100  $\mu s$  and then return to valid data. This feature is enabled using high-voltage  $V_{ID}$  (11.5 V to 12.5 V) on address pin A9 and control pin  $\overline{G}$  and  $V_{IL}$  on control pin  $\overline{E}$ . Figure 14 shows a flow chart for the sector-protect operation.



#### hardware-sector protection feature (continued)

The device is delivered with all sectors unprotected. The sector-unprotect mode is available to unprotect protected sectors. Figure 16 is a flow chart for the unprotect operation.

#### sector-protect operation

The sector-protect mode is activated when  $\overline{W}=V_{IH}$ ,  $\overline{E}=V_{IL}$  and address pin A9 and control pin  $\overline{G}$  are forced to  $V_{ID}$ . The sector-select address pins A18, A17, and A16 are used to select the sector to be protected. Address pins A0–A15 and I/O pins DQ0–DQ7 must be stable and can be  $V_{IL}$  or  $V_{IH}$ . Once the addresses are stable,  $\overline{W}$  is pulsed low for 100  $\mu$ s. The operation begins on the falling edge of  $\overline{W}$  and terminates on the rising edge of  $\overline{W}$ . Figure 15 shows a timing diagram for the sector-protect operation.

#### sector-protect verify

Verification of sector-protection is activated when  $\overline{W} = V_{IH}$ ,  $\overline{G} = V_{IL}$ , and address pin A9 =  $V_{ID}$ . Address pins A0 and A6 are set to  $V_{IL}$ , and A1 is set to  $V_{IH}$ . The sector-address pins A18, A17, and A16 select the sector to be verified. The other addresses can be  $V_{IH}$  or  $V_{IL}$ . If the sector selected is protected, the DQs output 01h. If the sector selected is not protected, the DQs output 00h.

Sector-protection can also be verified using the algorithm-selection command. After issuing the three bus-cycle command sequence, the sector-protection status can be read on DQ0. Set address pins A0 =  $V_{IL}$ , A1 =  $V_{IH}$ , and A6 =  $V_{IL}$ . The sector address pins A18, A17, and A16 select the sector to be verified. The remaining addresses are set to  $V_{IL}$ . If the sector selected is protected, DQ0 outputs a 1 state. If the sector selected is not protected, DQ0 outputs a 0 state. This mode remains in effect until another valid command sequence is written to the device.

#### sector-unprotect

Prior to sector unprotection, all sectors should be protected using the sector-protect mode. The sector-unprotect mode is activated when  $\overline{W} = V_{IH}$  and address pin A9 and control pins  $\overline{G}$  and  $\overline{E}$  are forced to  $V_{ID}$ . Address pins A6, A12, and A16 are set to  $V_{IH}$ . The sector select address pins A18, A17, and A16 can be  $V_{IL}$  or  $V_{IH}$ . All eight sectors are unprotected in parallel. Once the inputs are stable,  $\overline{W}$  is pulsed low for 10 ms. The unprotect operation begins on the falling edge of  $\overline{W}$  and terminates on the rising edge of  $\overline{W}$ . Figure 17 shows a timing diagram for sector unprotection.

# sector-unprotect verify

Verification of the sector unprotection is activated when  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$  and address pin A9 =  $V_{ID}$ . Select the sector to be verified. Address pins A1 and A6 are set to  $V_{IH}$ , and A0 is set to  $V_{IL}$ . The other addresses can be  $V_{IH}$  or  $V_{IL}$ . If the sector selected is protected, the DQs output 01h. If the sector is not protected, the DQs output 00h. Sector unprotection can also be read using the algorithm-selection command.

# low V<sub>CC</sub> write lockout

During power-up and power-down, write operations are locked out for  $V_{CC}$  less than  $V_{LKO}$ . If  $V_{CC} < V_{LKO}$ , the command input is disabled and the device is reset to the read mode. On powerup if  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ , and  $\overline{G} = V_{IH}$ , the device does not accept commands on the rising edge of  $\overline{W}$ . The device automatically powers up in the read mode.

#### glitching

Pulses of less than 5 ns (typical) on  $\overline{G}$ ,  $\overline{W}$ , or  $\overline{E}$  will not issue a write cycle.

#### power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Printed circuit traces to  $V_{CC}$  should be appropriate to handle the current demand and minimize inductance.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 2)	0.6 V to 7 V
Input voltage range: All inputs except A9, E, G (see Note 3)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
A9, Ē, Ġ	0.6 V to 13.5 V
Output voltage range (see Note 4)	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Operating free-air temperature range during read/erase/program, T <sub>A</sub>	
(L)	0°C to 70°C
(E)	40°C to 85°C
Storage temperature range, T <sub>sta</sub>	65°C to 150°C

#### recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vaa	Supply veltage	'29LF040 V <sub>CC</sub> range	3	3.3	3.6	v	
VCC	Supply voltage	'29VF040 V <sub>CC</sub> range	2.7	3	3.6	v	
$V_{IH}$	High-level dc input voltage	2		V <sub>CC</sub> +0.5	٧		
$V_{IL}$	Low-level dc input voltage	-0.5		0.8	٧		
VID	Algorithm selection and sector-protect input voltage		11.5		12.5	٧	
V <sub>LKO</sub>	V <sub>LKO</sub> Low V <sub>CC</sub> lock-out voltage					٧	
Τ.		L	0		70	°C	
TA	Operating free-air temperature during read/erase/program	Е	-40		85		

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CON	IDITIONS	MIN	MAX	UNIT
V	High-level output voltage	TTL-input level	$I_{OH} = -2.5 \text{ mA}$	$V_{CC} = V_{CC}MIN^{\ddagger}$	2.4		٧
VOH		CMOS-input level	I <sub>OH</sub> = - 100 μA	V <sub>CC</sub> = V <sub>CC</sub> MIN <sup>‡</sup>	V <sub>CC</sub> - 0.4		V
Val	Low-level output voltage	TTL-input level	I <sub>OL</sub> = 5.8 mA	$V_{CC} = V_{CC}MIN^{\ddagger}$		0.45	>
VOL	Low-level output voltage	CMOS-input level	I <sub>OL</sub> = 5.8 mA	$V_{CC} = V_{CC}MIN^{\ddagger}$		0.45	v
Ц	Input current (leakage)		$V_{IN} = GND \text{ to } V_{CC}$	$V_{CC} = 3.6 \text{ V}$		±1	μΑ
Ю	Output current (leakage)		$V_O = GND \text{ to } V_{CC}$	E = VIH		±1	μΑ
I <sub>ID</sub>	High-voltage current (standby)		A9 = 12.5 V			50	μΑ
laa.	Ve e supply surrent (standby)	TTL-input level	$\overline{E} = V_{IH}$ ,	V <sub>CC</sub> = 3.6 V		1	mA
CC1	VCC supply current (standby)	CMOS-input level	$\overline{E} = V_{CC} \pm 0.5 V$ ,	V <sub>CC</sub> = 3.6 V		100	μΑ
lCC2	V <sub>CC</sub> supply current (see Note 5)		$\overline{E} = V_{IL}$	G = V <sub>IH</sub>		40	mA
l <sub>CC3</sub>	V <sub>CC</sub> supply current (see Notes 6 and	7)	$\overline{E} = V_{IL}$	G = V <sub>IH</sub>		60	mA

<sup>‡</sup> See the recommended operating conditions table.

NOTES: 5. ICC current in the read mode, switching at 6 MHz, IOUT = 0 mA

- 6. ICC current while erase or program operation is in progress
- 7. Not 100% tested



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. All voltage values are with respect to GND.

<sup>3.</sup> The voltage on any input pin can undershoot to -2 V for periods less than 20 ns.

<sup>4.</sup> The voltage on any output pin can overshoot to 5 V for periods less than 20 ns.

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
C <sub>i1</sub>	Input capacitance (All inputs except A9, $\overline{E}$ , $\overline{G}$ ) (See Note 7)	$V_I = 0 V$ , $f = 1 MHz$		7.5	pF
C <sub>i2</sub>	Input capacitance (A9, $\overline{E}$ , $\overline{G}$ ) (See Note 7)	$V_I = 0 V$ , $f = 1 MHz$		9	pF
Co	Output capacitance (See Note 7)	V <sub>O</sub> = 0 V, f = 1 MHz		12	pF

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, read-only operation (see Figure 1)

	PARAMETER	ALTERNATE	'29LF0	140-60	'29LF0	40-75	'29LF0	40-90	'29LF040-10		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
†AVAV	Cycle time, read (see Note 7)	<sup>t</sup> c(R)	60		75		90		100		ns
†AVQV	Access time, address	<sup>t</sup> a(A)		60		75		90		100	ns
†ELQV	Access time, E	<sup>t</sup> a(E)		60		75		90		100	ns
tGLQV	Access time, G	<sup>t</sup> a(G)		30		35		35		45	ns
†EHQZ	Disable time, $\overline{\overline{E}}$ to high impedance (see Note 7)	<sup>t</sup> dis(E)		20		20		20		30	ns
†GHQZ	Disable time, G to high impedance (see Note 7)	<sup>t</sup> dis(G)		20		20		20		30	ns
†ELQX	Enable time, $\overline{\overline{E}}$ to low impedance (see Note 7)	<sup>t</sup> en(E)	0		0		0		0		ns
tGLQX	Enable time, $\overline{G}$ to low impedance (see Note 7)	<sup>t</sup> en(G)	0		0		0		0	·	ns
†AXQX	Hold time, output from address $\overline{E}$ or $\overline{G}$ change (see Note 7)	<sup>t</sup> h(D)	0		0		0		0	·	ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, read-only operation (see Figure 1) (continued)

	PARAMETER	ALTERNATE	'29VF040-12		'29VF040-15		'29VF040-20		UNIT
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
†AVAV	Cycle time, read (see Note 7)	<sup>t</sup> c(R)	120		150		200		ns
tAVQV	Access time, address	ta(A)		120		150		200	ns
†ELQV	Access time, E	t <sub>a(E)</sub>		120		150		200	ns
tGLQV	Access time, G	ta(G)		60		70		90	ns
tEHQZ	Disable time, $\overline{\overline{E}}$ to high impedance (see Note 7)	<sup>†</sup> dis(E)		40		40		60	ns
tGHQZ	Disable time, $\overline{G}$ to high impedance (see Note 7)	<sup>t</sup> dis(G)		40		40		60	ns
<sup>t</sup> ELQX	Enable time, $\overline{E}$ to low impedance (see Note 7)	<sup>t</sup> en(E)	0		0		0		ns
tGLQX	Enable time, $\overline{G}$ to low impedance (see Note 7)	<sup>t</sup> en(G)	0		0		0		ns
tAXQX	Hold time, output from address $\overline{E}$ or $\overline{G}$ change (see Note 7)	<sup>t</sup> h(D)	0		0		0		ns

NOTE 7: Not 100% tested



SMJS825B - SEPTEMBER 1995 - REVISED JANUARY 1997

# timing requirements over $\underline{\ \ }$ recommended ranges of supply voltage and operating free-air temperature, controlled by $\overline{W}$

PARAMETER  tayay Cycle time, write (see Note 7)		'29LF040-60		'29LF040-75		'29LF040-90		'29LF040-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Cycle time, write (see Note 7)	t <sub>c(W)</sub>	60		75		90		100		ns
Setup time, address	<sup>t</sup> su(A)	0		0		0		0		ns
Hold time, address	<sup>t</sup> h(A)	30		45		45		45		ns
Setup time, data	t <sub>su(D)</sub>	30		30		45		45		ns
Hold time, data valid after $\overline{\mathbf{W}}$ high	<sup>t</sup> h(D)	0		0		0		0		ns
Setup time, E	<sup>t</sup> su(E)	0		0		0		0		ns
Hold time, E	<sup>t</sup> h(E)	0		0		0		0		ns
Pulse duration, $\overline{\mathbf{W}}$ low	<sup>t</sup> w(WL)	30		35		45		45		ns
Pulse duration, W high	<sup>t</sup> w(WH)	20		20		20		20		ns
Recovery time, read before write	<sup>t</sup> rec(R)	0		0		0		0		ns
G setup time		0		0		0		0		ns
Hold time, G read		0		0		0		0		ns
Hold time, G toggle, data		10		10		10		10		ns
Setup time, V <sub>CC</sub> (see Note 7)		50		50		50		50		μs
Transition time, V <sub>ID</sub> (see Notes 7, 8 and 9)		4		4		4		4		μs
Pulse duration, $\overline{W}$ low (see Note 8)		100		100		100		100		μs
Pulse duration, W low (see Note 9)		10		10		10		10		ms
Setup time, EV <sub>ID</sub> to W (see Notes 8 and 9)		4		4		4		4		μs
Setup time, GV <sub>ID</sub> to W(see Notes 7, 8, and 9)		4		4		4		4		μs
Cycle time, programming operation	<sup>t</sup> c(W)PR	16		16		16		16		μs
Cycle time, sector-erase operation (see Note 10)	<sup>t</sup> c(W)ER		30		30		30		30	s
Cycle time, chip-erase operation (see Note 11)			120		120		120		120	s
	Cycle time, write (see Note 7)  Setup time, address  Hold time, address  Setup time, data  Hold time, data valid after W high  Setup time, E  Hold time, E  Pulse duration, W low  Pulse duration, W high  Recovery time, read before write  G setup time  Hold time, G read  Hold time, G toggle, data  Setup time, V <sub>CC</sub> (see Note 7)  Transition time, V <sub>ID</sub> (see Notes 7, 8 and 9)  Pulse duration, W low (see Note 8)  Pulse duration, W low (see Note 9)  Setup time, E V <sub>ID</sub> to W (see Notes 8 and 9)  Setup time, G V <sub>ID</sub> to W (see Notes 7, 8, and 9)  Cycle time, programming operation  Cycle time, sector-erase operation	Cycle time, write (see Note 7)  Setup time, address  Hold time, address  tsu(A)  Setup time, data  Hold time, data valid after W high  Setup time, E  Hold time, E  Hold time, E  Th(E)  Pulse duration, W low  Pulse duration, W high  Recovery time, read before write  G setup time  Hold time, G read  Hold time, G toggle, data  Setup time, V <sub>CC</sub> (see Note 7)  Transition time, V <sub>ID</sub> (see Notes 7, 8 and 9)  Pulse duration, W low (see Note 8)  Pulse duration, W low (see Note 9)  Setup time, E V <sub>ID</sub> to W (see Notes 7, 8, and 9)  Cycle time, programming operation  Cycle time, sector-erase operation  Cycle time, chip-erase operation	Cycle time, write (see Note 7)         t <sub>C</sub> (W)         60           Setup time, address         t <sub>su</sub> (A)         0           Hold time, address         t <sub>h</sub> (A)         30           Setup time, data         t <sub>su</sub> (D)         30           Hold time, data valid after W high         t <sub>h</sub> (D)         0           Setup time, data valid after W high         t <sub>h</sub> (D)         0           Hold time, data valid after W high         t <sub>h</sub> (D)         0           Hold time, data valid after W high         t <sub>h</sub> (D)         0           Hold time, data valid after W high         t <sub>h</sub> (D)         0           Hold time, data valid after W high         t <sub>h</sub> (D)         0           Pulse duration, W low         t <sub>w</sub> (WL)         30           Pulse duration, W high         t <sub>w</sub> (WH)         20           Recovery time, read before write         t <sub>rec</sub> (R)         0           Hold time, data valid after W high         t <sub>w</sub> (WH)         20           Recovery time, read before write         t <sub>w</sub> (WH)         20           Recovery time, read before write         t <sub>w</sub> (WH)         20           Recovery time, read before write         t <sub>w</sub> (WH)         20           Recovery time, read before write         t <sub>w</sub> (WH)         20           Recovery time, rea	PARAMETER         SYMBOL         MIN         MAX           Cycle time, write (see Note 7)         t <sub>C</sub> (W)         60           Setup time, address         t <sub>SU</sub> (A)         0           Hold time, address         t <sub>h</sub> (A)         30           Setup time, data         t <sub>SU</sub> (D)         30           Hold time, data valid after W high         t <sub>h</sub> (D)         0           Setup time, E         t <sub>SU</sub> (E)         0           Hold time, E         t <sub>H</sub> (E)         0           Pulse duration, W low         t <sub>W</sub> (WL)         30           Pulse duration, W high         t <sub>W</sub> (WH)         20           Recovery time, read before write         t <sub>rec</sub> (R)         0           G setup time         0         0           Hold time, G read         0         0           Hold time, G toggle, data         10         0           Setup time, V <sub>CC</sub> (see Note 7)         50         0           Transition time, V <sub>ID</sub> (see Notes 7, 8 and 9)         4         100           Pulse duration, W low (see Note 8)         100         10           Pulse duration, W low (see Note 9)         4         4           Setup time, E V <sub>ID</sub> to W (see Notes 7, 8, and 9)         4         4           Cycle time, program	PARAMETER         SYMBOL         MIN         MAX         MIN           Cycle time, write (see Note 7)         t <sub>C</sub> (W)         60         75           Setup time, address         t <sub>SU</sub> (A)         0         0           Hold time, address         t <sub>M</sub> (A)         30         45           Setup time, data         t <sub>SU</sub> (D)         30         30           Hold time, data valid after W high         t <sub>M</sub> (D)         0         0           Setup time, E         t <sub>SU</sub> (E)         0         0           Hold time, E         t <sub>M</sub> (E)         0         0           Pulse duration, W low         t <sub>W</sub> (WL)         30         35           Pulse duration, W high         t <sub>W</sub> (WH)         20         20           Recovery time, read before write         t <sub>Tec</sub> (R)         0         0           Recovery time, read before write         t <sub>Tec</sub> (R)         0         0           G setup time         0         0         0           Hold time, G read         0         0         0           Hold time, G toggle, data         10         10           Setup time, V <sub>CC</sub> (see Note 7)         50         50           Transition time, V <sub>ID</sub> (see Note 8)         100         100	PARAMETER         SYMBOL         MIN         MAX         MIN         MAX           Cycle time, write (see Note 7)         t <sub>C</sub> (W)         60         75         ————————————————————————————————————	PARAMETER         SYMBOL         MIN         MAX         MIN         MAX         MIN           Cycle time, write (see Note 7)         t <sub>C</sub> (W)         60         75         90           Setup time, address         t <sub>SU</sub> (A)         0         0         0           Hold time, address         th(A)         30         45         45           Setup time, data         t <sub>SU</sub> (D)         30         30         45           Hold time, data valid after Whigh         th(D)         0         0         0           Hold time, data valid after Whigh         th(D)         0         0         0           Setup time, data         th(E)         0         0         0         0           Hold time, E         t <sub>M</sub> (WL)         30         35         45           Pulse duration, W low         t <sub>W</sub> (WL)         30         35         45           Pulse duration, W high         t <sub>W</sub> (WH)         20         20         20           Recovery time, read before write         t <sub>Tec</sub> (R)         0         0         0         0           Recovery time, read before write         t <sub>Tec</sub> (R)         0         0         0         0         0           Hold time, Gead         to temp	PAHAMETER         SYMBOL         MIN         MAX         MIN         MAX         MIN         MAX           Cycle time, write (see Note 7)         t <sub>C</sub> (W)         60         75         90	PAHAMETER         SYMBOL         MIN         MAX         <	PARAMETER         SYMBOL         MIN         MAX         MIN         AX         AX         AX         AX         AX         AX         AX         AX         AX         AX <th< td=""></th<>

NOTES: 7. Not 100% tested

8. Sector protect

9. Sector-unprotect timing

10. Typical value for all speeds is 2 s.11. Typical value for all speeds is 14 s.

SMJS825B - SEPTEMBER 1995 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, controlled by $\overline{W}$ (continued)

PARAMETER		ALTERNATE	'29VF0	40-12	'29VF040-15		'29VF040-20		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tAVAV	Cycle time, write (see Note 7)	<sup>†</sup> c(W)	120		150		200		ns
†AVWL	Setup time, address	t <sub>su(A)</sub>	0		0		0		ns
tWLAX	Hold time, address	th(A)	60		60		90		ns
<sup>t</sup> DVWH	Setup time, data	t <sub>su(D)</sub>	60		60		90		ns
tWHDX	Hold time, data valid after $\overline{\overline{W}}$ high	th(D)	0		0		0		ns
tELWL	Setup time, E	t <sub>su(E)</sub>	0		0		0		ns
tWHEH	Hold time, E	th(E)	0		0		0		ns
tWLWH1	Pulse duration, $\overline{\mathbf{W}}$ low	tw(WL)	60		70		90		ns
tWHWL	Pulse duration, $\overline{\mathbf{W}}$ high	t <sub>w(WH)</sub>	40		40		40		ns
tGHWH	G setup time		0		0		0		ns
tGHWL	Recovery time, read before write	<sup>t</sup> rec(R)	0		0		0		ns
twHGL1	Hold time, G read		0		0		0		ns
tWHGL2	Hold time, $\overline{\mathbf{G}}$ toggle, data		20		20		20		ns
tVCEL	Setup time, V <sub>CC</sub> (see Note 7)		50		50		50		μs
<sup>t</sup> HVT	Transition time, V <sub>ID</sub> (see Notes 7, 8 and 9)		4		4		4		μs
twLWH2	Pulse duration, $\overline{\mathbf{W}}$ low (see Note 8)		100		100		100		μs
twLWH3	Pulse duration, $\overline{\mathbf{W}}$ low (see Note 9)		10		10		10		ms
†EHVWL	Setup time, $\overline{E}$ V <sub>ID</sub> to $\overline{W}$ (see Note 9)		4		4		4		μs
<sup>t</sup> GHVWL	Setup time, E V <sub>ID</sub> to W (see Notes 8 and 9)		4		4		4		μs
twhwh1	Cycle time, programming operation	<sup>t</sup> c(W)PR	16		16		16		μs
tWHWH2	Cycle time, sector-erase operation (see Note 10)	<sup>t</sup> c(W)ER		30		30		30	s
twnwn3	Cycle time, chip-erase operation (see Note 11)			120		120		120	s

NOTES: 7. Not 100% tested

- 8. Sector protect
- 9. Sector-unprotect timing
- 10. Typical value for all speeds is 2 s.11. Typical value for all speeds is 14 s.

SMJS825B - SEPTEMBER 1995 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, controlled by $\overline{\bf E}$ (see Figure 1)

	PARAMETER	ALTERNATE	'29LF040-60		'29LF040-75		'29LF040-90		UNIT
TANAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>†</sup> AVAV	Cycle time, write (see Note 7)	<sup>t</sup> c(W)	60		75		90		ns
†AVEL	Setup time, address	t <sub>su(A)</sub>	0		0		0		ns
<sup>t</sup> ELAX	Hold time, address	<sup>t</sup> h(A)	40		45		45		ns
<sup>t</sup> DVEH	Setup time, data	t <sub>su(D)</sub>	30		30		45		ns
<sup>t</sup> EHDX	Hold time, data	<sup>t</sup> h(D)	0		0		0		ns
tWLEL	Setup time, $\overline{\overline{W}}$	t <sub>su(W)</sub>	0		0		0		ns
<sup>t</sup> EHWH	Hold time, $\overline{\mathbf{W}}$	<sup>t</sup> h(W)	0		0		0		ns
tELEH	Pulse duration, E low	<sup>t</sup> w(EL)	30		35		45		ns
tEHEL	Pulse duration, E high	tw(EH)	20		20		20		ns
tGHEL	Recovery time, read before write	t <sub>rec(R)</sub>	0		0		0		ns
tWHGL1	Hold time, $\overline{G}$ read	<sup>t</sup> h(C)	0		0		0		ns
tWHGL2	Hold time, G toggle, data		10		10		10		ns
tEHEH1	Cycle time, programming operation		16		16		16		μs
tWHWH2	Cycle time, sector-erase operation (see Note 10)	<sup>t</sup> c(W)ER		30		30		30	s
twнwнз	Cycle time, chip-erase operation (see Note 11)			120		120		120	s

NOTES: 7. Not 100% tested

<sup>10.</sup> Typical value for all speeds is 2 s.


<sup>11.</sup> Typical value for all speeds is 14 s.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, controlled by $\overline{\bf E}$ (see Figure 1) (continued)


PARAMETER		ALTERNATE	'29LF0	40-10	'29VF040-12		'29VF040-15		'29VF040-20		UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	OINI
tAVAV	Cycle time, write (see Note 7)	<sup>t</sup> c(W)	100		120		150		200		ns
†AVEL	Setup time, address	t <sub>su(A)</sub>	0		0		0		0		ns
<sup>t</sup> ELAX	Hold time, address	<sup>t</sup> h(A)	45		60		60		90		ns
<sup>t</sup> DVEH	Setup time, data	<sup>t</sup> su(D)	45		60		60		90		ns
<sup>t</sup> EHDX	Hold time, data	<sup>t</sup> h(D)	0		0		0		0		ns
tWLEL	Setup time, $\overline{\overline{\mathbf{W}}}$	<sup>t</sup> su(W)	0		0		0		0		ns
<sup>t</sup> EHWH	Hold time, $\overline{\mathbf{W}}$	<sup>t</sup> h(W)	0		0		0		0		ns
<sup>t</sup> ELEH	Pulse duration, E low	tw(EL)	45		60		60		90		ns
<sup>t</sup> EHEL	Pulse duration, E high	<sup>t</sup> w(EH)	20		40		40		40		ns
<sup>t</sup> GHEL	Recovery time, read before write	t <sub>rec(R)</sub>	0		0		0		0		ns
twHGL1	Hold time, G read	<sup>t</sup> h(C)	0		0		0		0		ns
twHGL2	Hold time, G toggle, data		10		20		20		20		ns
tEHEH1	Cycle time, programming operation		16		16		16		16		μѕ
tWHWH2	Cycle time, sector-erase operation (see Note 10)	<sup>t</sup> c(W)ER		30		30		30		30	s
twнwнз	Cycle time, chip-erase operation (see Note 11)			120		120		120		120	s

NOTES: 7. Not 100% tested

10. Typical value for all speeds is 2 s.11. Typical value for all speeds is 14 s.



NOTE A: CL includes probe and fixture capacitance.



NOTE B: The ac testing inputs are driven at 3 V for logic high and 0 V for logic low. Timing measurements are made at 1.5 V for logic high and 1.5 V for logic low on both inputs and outputs. Each device should have a 0.1-µF ceramic capacitor connected between VCC and VSS as closely as possible to the device pins.

Figure 1. AC Test Output Load Circuit

# PARAMETER MEASUREMENT INFORMATION




Figure 2. AC Waveform for Read Operation






Figure 3. Byte-Program Algorithm



NOTES: A. PA = Address to be programmed
B. PD = Data to be programmed

C. DQ7 = Complement of data written to DQ7

Figure 4. AC Waveform for Byte-Program Operation



NOTES: A. PA = Address to be programmed

B. PD = Data to be programmed

C. DQ7 = Complement of data written to DQ7

Figure 5. Alternate E-Controlled Write Operation





Figure 6. Chip-Erase Algorithm



NOTE A: VA = any valid address.

Figure 7. AC Waveform for Chip-Erase Operation





Figure 8. Sector-Erase Algorithm






NOTE A: SA = Sector address to be erased.

Figure 9. AC Waveform for Sector-Erase Operation






NOTES: A. Polling status bits DQ7 and DQ5 can change asynchronously. Read DQ7 after DQ5 changes states.

- B. VA = Program address for byte programming
  - = Selected sector address for sector erase
  - = Any valid address for chip erase

Figure 10. Data-Polling Algorithm




NOTES: A. DIN = Last command data written to the device

B. DQ7 = Complement of data written to DQ7

C. DOUT = Valid data output


D. AIN = Valid address for byte-program, sectorr-erase, or chip-erase operation

Figure 11. AC Waveform for Data-Polling Operation



NOTE A: Polling status bits DQ6 and DQ5 can change asynchronously. Read DQ6 after DQ5 changes states.

Figure 12. Toggle-Bit Algorithm



C. DOUT = Valid data output

D. AIN = Valid address for byte-program, sector-erase, or chip-erase operation

Figure 13. AC Waveform for Toggle-Bit Operation




Figure 14. Sector-Protect Algorithm




Figure 15. AC Waveform for Sector-Protect Operation







Figure 16. Sector-Unprotect Algorithm




01H if the sector is protected

Figure 17. AC Waveform for Sector-Unprotect Operation

# **MECHANICAL DATA**

# FM (R-PQCC-J32)

# PLASTIC J-LEADED CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

# **MECHANICAL DATA**

# DD (R-PDSO-G32)

# THIN SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

# **MECHANICAL DATA**

# DU (R-PDSO-G32)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is a reverse pin configuration to the DD package.