

- Military Operating Temperature Range:
   55°C to 125°C
- Processed to MIL-PRF-38535
- Fast Instruction Cycle Time (30 ns and 40 ns)
- Source-Code Compatible With All 'C1x and 'C2x Devices
- RAM-Based Operation
  - 9K × 16-Bit Single-Cycle On-Chip Program/Data RAM
  - 1056 × 16-Bit Dual-Access On-Chip Data RAM
- 2K × 16-Bit On-Chip Boot ROM
- 224K × 16-Bit Maximum Addressable External Memory Space (64K Program, 64K Data, 64K I/O, and 32K Global)
- 32-Bit Arithmetic Logic Unit (ALU)
  - 32-bit Accumulator (ACC)
  - 32-Bit Accumulator Buffer (ACCB)
- 16-Bit Parallel Logic Unit (PLU)
- 16 × 16-Bit Multiplier, 32-Bit Product
- 11 Context-Switch Registers
- Two Buffers for Circular Addressing
- Full-Duplex Synchronous Serial Port
- Time-Division Multiplexed Serial Port (TDM)
- Timer With Control and Counter Registers
- 16 Software Programmable Wait-State Generators
- Divide-by-One Clock Option
- IEEE 1149.1<sup>†</sup> Boundary Scan Logic
- Operations Are Fully Static
- Enhanced Performance Implanted CMOS (EPIC™) 0.72-µm Technology Fabricated by Texas Instruments
- Packaging
  - 141-Pin Ceramic Grid Array (GFA Suffix)
  - 132-Lead Ceramic Quad Flat Package (HFG Suffix)
  - 132-Lead Plastic Quad Flat Package (PQ Suffix)


#### HFG PACKAGE (TOP VIEW)



GFA PACKAGE (TOP VIEW)



PQ PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture EPIC and TI are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

1

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

■ 8961722 0099322 614 ■

SGUS020 - JUNE 1996

#### description

The SMJ320C50 digital signal processor (DSP) is a high-performance, 16-bit, fixed-point processor manufactured in 0.72-µm double-level metal CMOS technology. The SMJ320C50 is the first DSP from TI designed as a fully static device. Full-static CMOS design contributes to low power consumption while maintaining high performance, making it ideal for applications such as battery-operated communications systems, satellite systems, and advanced control algorithms.

A number of enhancements to the basic SMJ320C2x architecture give the 'C50 a minimum 2x performance over the previous generation. A four-deep instruction pipeline, incorporating delayed branching, delayed call to subroutine, and delayed return from subroutine, allows the 'C50 to perform instructions in fewer cycles. The addition of a parallel logic unit (PLU) gives the 'C50 a method for manipulating bits in data memory without using the accumulator and ALU. The 'C50 has additional shifting and scaling capability for proper alignment of multiplicands or storage of values to data memory.

The 'C50 achieves its low-power consumption through the IDLE2 instruction. IDLE2 removes the functional clock from the internal hardware of the 'C50, which puts it into a total-sleep mode that uses only 7  $\mu$ A. A low-logic level on an external interrupt with a duration of at least five clock cycles ends the IDLE2 mode.

The 'C50 is available with two clock speeds. The clock frequencies are 50 MHz, providing a 40-ns cycle time, and 66 MHz, providing a 30-ns cycle time. The available options are listed in the following table.


#### **AVAILABLE OPTIONS**

PART NUMBER	SPEED	SUPPLY VOLTAGE TOLERANCE	PACKAGE
SMJ320C50GFAM66	30-ns cycle time	±5%	Pin grid array
SMJ320C50HFGM66	30-ns cycle time	±5%	Quad flat package
SMJ320C50GFAM50	40 ns cycle time	±5%	Pin grid array
SMJ320C50HFGM50	40 ns cycle time	±5%	Quad flat package
SMQ320C50PQM66 <sup>†</sup>	30 ns cycle time	±5%	Plastic Quad flat package

† When ordering use DESC P/N 5962-9455804NZD



### functional block diagram





■ 8961722 0099324 4**97** ■

SGUS020 - JUNE 1996

### pin assignments

PQ PKG	HFG PKG	GFA PKG	NAME	PQ PKG	HFG PKG	GFA PKG	NAME
18	1		NC†	57	40	W3	A2
19	2		NCT	58	41	U7	A3
20	3	D8	VSS3	59	42	V6	A4
21	4	D10	VSS4	60	43	W5	A5
22	5		NC†	61	44	U9	A6
23	6	E3	D7	62	45	V8	A7
24	7	D2	D6	63	46	W7	A8
25	8	C1	D5	64	47	W9	A9
26	9	G3	D4	65	48	E9	VDD7
27	10	F2	D3	66	49	E11	VDD8
28	11	E1	D2	67	50	V10	TDI
29	12	J3	D1	68	51	K4	VSS9
30	13	H2	D0(LSB)	69	52	M4	VSS10
31	14	G1	TMS	70	53		NC <sup>†</sup>
32	15	C3	VDD3	71	54	W11	CLKMD1
33	16	D4	VDD4	72	55	W13	A10
34	17	J1	TCK	73	56	V12	A11
35	18	D12	VSS5	74	57	U11	A12
36	19	F4	VSS6	75	58	W15	A13
37	20		NC†	76	59	V14	A14
38	21	L1	ĪNT1	77	60	U13	A15(MSB)
39	22	N1	ĪNT2	78	61		NC†
40	23	M2	ĪNT3	79	62		NC <sup>†</sup>
41	24	L3	INT4	80	63	E13	VDD9
42	25	R1	NMI	81	64	G5	VDD10
43	26	P2	DR	82	65	V16	RD
44	27	N3	TDR	83	66	U15	WE
45	28	T2	FSR	84	67		NC†
46	29	R3	CLKR	85	68		NC†
47	30	E5	VDD5	86	69	P4	VSS11
48	31	E7	VDD6	87	70	T4	VSS12
49	32		NC†	88	71		NC <sup>†</sup>
50	33		NCT	89	72	R17	DS
51	34		NC†	90	73	T18	īs
52	35		NC†	91	74	U19	PS
53	36	H4	VSS7	92	75	N17	R/W
54	37	K2	VSS8	93	76	P18	STRB
55	38	U5	A0	94	77	R19	BR
56	39	V4	A1	95	78	L17	CLKIN2

†NC = No internal connection

GFA Package additional connections: V<sub>DD</sub>: R11, E15, G15, J15, L15, N15, R13, R15, T16, U17, V18, W17, W19

V<sub>SS</sub>: T14, U1, U3, V2, W1, C17, C19, D14, D16, D18, F16, H16, K16, M16, P16



POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

**■** 8961722 0099325 323 **■** 

SGUS020 - JUNE 1996

## pin assignments (continued)

PQ PKG	HFG PKG	GFA PKG	NAME	PQ PKG	HFG PKG	GFA PKG	NAME
96	79	M18	X2/CLKIN	123	106	B16	TCLKX
97	80	N19	X1	124	107	A17	CLKX
98	81	J5	VDD11	125	108	C13	TFSR/TADD
99	82	L5	VDD12	126	109	B14	TCLKR
100	83	L19	TDO	127	110	A15	RS
101	84	T6	VSS13	128	111	C11	READY
102	85	T8	VSS14	129	112	B12	HOLD
103	86	K18	CLKMD2	130	113	A13	BIO
104	87	J19	FSX	131	114	R7	VDD15
105	88	G19	TFSX/TFRM	132	115	R9	VDD16
106	89	H18	DX	1	116	A11	ĪĀQ
107	90	J17	TDX	2	117	A9	TRST
108	91	E19	HOLDA	3	118	B10	VSS1
109	92	F18	XF	4	119	D6	VSS2
110	93	G17	CLKOUT1	5	120	A7	MP/MC
111	94		NC†	6	121	B8	D15(MSB)
112	95	E17	ĪACK	. 7	122	C9	D14
113	96	N5	VDD13	8	123	A5	D13
114	97	R5	VDD14	9	124	B6	D12
115	98		NC†	10	10 125		D11
116	99		NC†	11	126	АЗ	D10
117	100		NC†	12	127	B4	D9
118	101	B18	EMU0	13	128	C5	D8
119	102	A19	EMU1/OFF	14	129	A1	VDD1
120	103	T10	VSS15	15	130	B2	VDD2
121	104	T12	VSS16	16	131		NC <sup>†</sup>
122	105	C15	TOUT	17	132		NC†

† NC = No internal connection GFA Package additional connections:

V<sub>DD</sub>: R11, E15, G15, J15, L15, N15, R13, R15, T16, U17, V18, W17, W19 V<sub>SS</sub>: T14, U1, U3, V2, W1, C17, C19, D14, D16, D18, F16, H16, K16, M16, P16



SGUS020 -- JUNE 1996

### **Terminal Functions**

PIN		DESCRIPTION					
NAME	TYPET	DESCRIPTION					
		ADDRESS AND DATA BUSES					
A15 (MSB) A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 (LŚB)	I/O/Z	Parallel address bus. Multiplexed to address external data, program memory, or 1/O. A0-A15 are in the high-impedance state in hold mode and when OFF is active (low). These signals are used as inputs for external DMA access of the on-chip single-access RAM. They become inputs while HOLDA is active (low) if BR is driven low externally.					
D15 (MSB) D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (LSB)	I/O/Z	Parallel data bus. Multiplexed to transfer data between the core CPU and external data, program memory, or I/O devices. D0 – D15 are in the high-impedance state when not outputting data, when RS or HOLD is asserted, or when OFF is active (low). These signals also are used in external DMA access of the on-chip single-access RAM.					
	·	MEMORY CONTROL SIGNALS					
DS PS IS	O/Z	Data, program, and I/O space select signals. Always high unless asserted for communicating to a particular external space. DS, PS, and IS are in the high-impedance state in hold mode or when OFF is active (low).					
READY	I	Data ready input. Indicates that an external device is prepared for the bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a $\overline{BR}$ (bus request) signal.					
R/₩	I/O/Z	Read/write. $R/\overline{W}$ indicates transfer direction during communication to an external device and is normally in read mode (high) unless asserted for performing a write operation. $R/\overline{W}$ is in the high-impedance state in hold mode or when $\overline{OFF}$ is active (low). Used in external DMA access of the 9K RAM cell, this signal indicates the direction of the data bus for DMA reads (high) and writes (low) when $\overline{HOLDA}$ and $\overline{LAQ}$ are active (low).					
STRB	I/O/Z	Strobe. Always high unless asserted to indicate an external bus cycle, STRB is in the high-impedance state in the hold mode or when OFF is active (low). Used in external DMA access of the on-chip single-access RAM and while HOLDA and IAQ are active (low), STRB is used to select the memory access.					
RD	O/Z	Read select. RD indicates an active external read cycle and can connect directly to the output enable (OE) of external devices. This signal is active on all external program, data, and I/O reads. RD is in the high-impedance state in hold mode or when OFF is active (low).					
= input. O = output. Z = high-impedance							

 $\dagger I = input, O = output, Z = high-impedance$ 

NOTE: All input pins that are unused should be connected to V<sub>DD</sub> or an external pullup resistor. The BR pin has an internal pullup for performing DMA to the on-chip RAM. For emulation, TRST has an internal pulldown, and TMS, TCK, and TDI have internal pullups. EMU0 and EMU1 require external pullups to support emulation.



POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

■ 4761722 0099327 1T6 **■** 

# **Terminal Functions (continued)**

PIN	I	DECORPTION.		
NAME	TYPET	DESCRIPTION		
	•	MEMORY CONTROL SIGNALS (CONTINUED)		
WE	O/Z	Write enable. The falling edge indicates that the device is driving the external data bus (D15-D0). Data can be latched by an external device on the rising edge of WE. This signal is active on all external program, data, and I/O writes. WE is in the high-impedance state in hold mode or when OFF is active (low).		
		MULTIPROCESSING SIGNALS		
HOLD	1	Hold. HOLD is asserted to request control of the address, data, and control lines. When acknowledged by the 'C50, these lines go to the high-impedance state.		
HOLDA	O/Z	Hold acknowledge. HOLDA indicates to the external circuitry that the processor is in a hold state and that the address, data, and memory control lines are in the high-impedance state so that they are available to the external circuitry for access to local memory. This signal also goes to the high-impedance state when OFF is active (low).		
Bus request. BR is asserted during access of external global data memory space. READY is asserted global data memory is available for the bus transaction. BR can be used to extend the data memory addr by up to 32K words. BR goes to the high-impedance state when OFF is active low. BR is used in external DN of the on-chip single-access RAM. While HOLDA is active (low), BR is externally driven (low) to request		Bus request. $\overline{BR}$ is asserted during access of external global data memory space. READY is asserted when the global data memory is available for the bus transaction. $\overline{BR}$ can be used to extend the data memory address space by up to 32K words. $\overline{BR}$ goes to the high-impedance state when $\overline{OFF}$ is active low. $\overline{BR}$ is used in external DMA access of the on-chip single-access RAM. While $\overline{HOLDA}$ is active (low), $\overline{BR}$ is externally driven (low) to request access to the on-chip single-access RAM.		
ĪĀQ	Instruction acquisition. Asserted (active) when there is an instruction address on the address bus; goes in high-impedance state when OFF is active (low). IAQ is also used in external DMA access of the consingle-access RAM. While HOLDA is active (low), IAQ acknowledges the BR request for access of the consingle-access RAM and stops indicating instruction acquisition.			
BIO	I	Branch control. BIO samples as the BIO condition and, if it is low, causes the device to execute the conditional instruction. BIO must be active during the fetch of the conditional instruction.		
XF	O/Z	External flag (latched software-programmable signal). Set high or low by a specific instruction or by loading status register 1 (ST1). Used for signaling other processors in multiprocessor configurations or as a general-purpose output. XF goes to the high-impedance state when OFF is active (low) and is set high at reset.		
IACK	O/Z	Interrupt acknowledge. Indicates receipt of an interrupt and that the program counter is fetching the interrupt vector location designated by A15–A0. IACK goes to the high-impedance state when OFF is active (low).		
		INITIALIZATION, INTERRUPT, AND RESET OPERATIONS		
INT4 INT3 INT2 INT1	١	External interrupts. INT1 – INT4 are prioritized and maskable by the interrupt mask register (IMR) and interrupt mode bit (INTM, bit 9 of status register 0). These signals can be polled and reset by using the interrupt flag register.		
NMI	ı	Nonmaskable interrupt. NMI is the external interrupt that cannot be masked via INTM or IMR. When NMI is activated, the processor traps to the appropriate vector location.		
RS	1	Reset. RS causes the device to terminate execution and forces the program counter to zero. When RS is brought to a high level, execution begins at location zero of program memory.		
MP/MC	1	Microprocessor/microcomputer select. If active (low) at reset (microcomputer mode), the signal causes the internal program ROM to be mapped into program memory space. In the microprocessor mode, all program memory is mapped externally. This signal is sampled only during reset, and the mode that is set at reset can be overridden via the software control bit MP/MC in the PMST register.		
		OSCILLATOR/TIMER SIGNALS		
CLKOUT1	O/Z	Master clock (or CLKIN2 frequency). CLKOUT1 cycles at the machine-cycle rate of the CPU. The internal machine cycle is bounded by the rising edges of this signal. This signal goes to the high-impedance state when OFF is active (low).		
		I the state of the		

<sup>†</sup> I = input, O = output, Z = high-impedance



**■** 5E0 85EPP00 5571∂P8 **■** 

SGUS020 - JUNE 1996

# **Terminal Functions (continued)**

PIN		PEOCHIPTION					
NAME	TYPET	DESCRIPTION					
		OSCILLATOR/TIMER SIGNALS (CONTINUED)					
CLKMD1 CLKMD2	l	CLKMD1 CLKMD2 Clock mode  0 0 External clock with divide-by-two option. Input clock is provided to X2/CLKIN1. Internal oscillator and PLL are disabled.  0 1 Reserved for test purposes  1 0 External divide-by-one option. Input clock is provided to CLKIN2. Internal oscillator is disabled and internal PLL is enabled.  1 1 Internal or external divide-by-two option. Input clock is provided to X2/CLKIN1. Internal oscillator is enabled and internal PLL is disabled.					
X2/CLKIN	1	Input to the internal oscillator from the crystal. If the internal oscillator is not being used, a clock can be input to the device on X2/CLKIN. The internal machine cycle is half this clock rate.					
X1	0	Output from the internal oscillator for the crystal. If the internal oscillator is not used, X1 must be left unconnected. This signal does not go to the high-impedance state when $\overline{OFF}$ is active (low).					
CLKIN2	1	Divide-by-one input clock for driving the internal machine rate.					
тоит	0	Timer output. TOUT signals a pulse when the on-chip timer counts down past zero. The pulse is a CLKOUT1 cycle wide.					
		SUPPLY PINS					
V <sub>DD1</sub> V <sub>DD2</sub> V <sub>DD3</sub> V <sub>DD4</sub>	1	Power supply for data bus					
V <sub>DD5</sub> V <sub>DD6</sub>	t	Power supply for address bus					
V <sub>DD7</sub> V <sub>DD8</sub>	1	Power supply for inputs and internal logic					
V <sub>DD9</sub> V <sub>DD10</sub>	I	Power supply for address bus					
V <sub>DD11</sub> V <sub>DD12</sub>	I	Power supply for memory control signals					
V <sub>DD13</sub> V <sub>DD14</sub>	ı	Power supply for inputs and internal logic					
V <sub>DD15</sub> V <sub>DD16</sub>	I	Power supply for memory control signals					
VSS1 VSS2	1	Ground for memory control signals					
VSS3 VSS4 VSS5 VSS6	1	Ground for data bus					
VSS7 VSS8 VSS9 VSS10	1	Ground for address bus					
VSS11 VSS12	ı	Ground for memory control signals					
VSS13 VSS14 VSS15 VSS16	ı	Ground for inputs and internal logic					

<sup>†</sup> I = input, O = output, Z = high-impedance



■ 8961722 0099329 T79 **■** 

# **Terminal Functions (continued)**

PIN		DECODINE
NAME	TYPET	DESCRIPTION
		SERIAL PORT SIGNALS
CLKR TCLKR	l	Receive clock. External clock signal for clocking data from DR (data receive) or TDR (TDM data receive) into the RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used these signals can be sampled as an input via the INO bit of the serial port control (SPC) or TDR serial port control (TSPC) registers.
CLKX TCLKX	I/O/Z	Transmit clock. Clock signal for clocking data from the DR or TDR to the DX (data transmit) or TDX (TDM data transmit pins). CLKX can be an input if the MCM bit in the serial port control register is set to 0. It can also be driven by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this pin can be sampled as an input via the IN1 bit of the SPC or TSPC register. This signal goes into the high-impedance state when OFF is active (low).
DR TDR	ı	Serial data receive. Serial data is received in the RSR (serial port receive shift register) via DR or TDR.
DX TDX	O/Z	Serial port transmit. Serial data transmitted from XSR (serial port transmit shift register) via DX or TDX. This signal is in the high-impedance state when not transmitting and when $\overline{OFF}$ is active (low).
FSR TFSR/TADD	l I/O/Z	Frame synchronization pulse for receive. The falling edge of FSR or TFSR initiates the data receive process, which begins the clocking of the RSR. TFSR becomes an input/output (TADD) pin when the serial port is operating in the TDM mode (TDM bit = 1). In TDM mode, this pin is used to input/output the address of the port. This signal goes into the high-impedance state when OFF is active (low).
FSX TFSX/TFRM I/O/Z		Frame synchronization pulse for transmit. The falling edge of FSX/TFSX initiates the data transmit process, which begins the clocking of the XSR. Following reset, the default operating condition of FSX/TFSX is an input. This pin may be selected by software to be an output when the TXM bit in the serial control register is set to 1. This signal goes to the high-impedance state when OFF is active (low). When operating in TDM mode (TDM bit = 1), TFSX becomes TFRM, the TDM frame-synchronization pulse.
		TEST SIGNALS
тск	Boundary scan test clock. This is normally a free-running clock with a 50% duty cycle. The changes of T/A access port) input signals (TMS and TDI) are clocked into the TAP controller, instruction register, or select data register on the rising edge of TCK. Changes at the TAP output signal (TDO) occur on the falling edge.	
TDI	ı	Boundary scan test data input. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.
TDO	O/Z	Boundary scan test data output. The contents of the selected register (instruction or data) is shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance state except when scanning of data is in progress. This signal also goes to the high-impedance state when OFF is active (low).
TMS	1	Boundary scan test mode select. This serial control input is clocked into the test access port (TAP) controller on the rising edge of TCK.
TRST	ı	Boundary scan test reset. Asserting this signal gives the JTAG scan system control of the operations of the device. If this signal is not connected or is driven low, the device operates in its functional mode and the boundary scan signals are ignored.
EMU0	I/O/Z	Emulator 0. When TRST is driven low, EMU0 must be high for activation of the OFF condition (see EMU1/OFF). When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output put via boundary scan.
EMU1/OFF	I/O/Z	Emulator 1/OFF. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and is defined as input/output via boundary scan. When TRST is driven low, EMU1/OFF is configured as OFF. When the OFF signal is active (low), all output drivers are in the high-impedance state. OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications). For the OFF condition, the following conditions apply:  TRST = Low  EMU0 = High  EMU1/OFF = Low
RESERVED‡	N/C	Reserved. This pin must be left unconnected.

<sup>†</sup> I = input, O = output, Z = high-impedance ‡ Quad flat pack only



**3961722 0099330 790** 

SGUS020 - JUNE 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> (see Note 1)	- 0.3 V to 7 V
Input voltage range	- 0.3 V to 7 V
Output voltage range	- 0.3 V to 7 V
Maximum operating case temperature, T <sub>C</sub>	125
Minimum operating free-air temperature, T <sub>A</sub>	– 55
Storage temperature range, T <sub>stq</sub> –	65 C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only an functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is no implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage		4.75	5	5.25	٧
VSS	Supply voltage			0		٧
		CLKIN, CLKIN2			V <sub>DD</sub> + 0.3	٧
$v_{IH}$	High-level input voltage	CLKX, CLKR, TCLKX, TCLKR	2.5		V <sub>DD</sub> + 0.3	٧
		All others	2.2		V <sub>DD</sub> + 0.3	٧
$V_{IL}$	L Low-level input voltage				0.6	٧
ŏ	High-level output current				- 300‡	μΑ
<u>o</u> L	Low-level output current				2	mA
TC	Operating case temperature			125	°C	
TA	Operating free-air temperature		- 55		•	°C

<sup>&</sup>lt;sup>‡</sup> This I<sub>OH</sub> can be exceeded when using a 1-KΩ pulldown resistor on the TDM serial port TADD output, however this output still meets V<sub>OH</sub> specifications under these conditions.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

0.6	V
	٧
30	
30	μА
800	
30	μА
50	
30	μΑ
225	mA
225	mA
30	mA
7	μА
40	pF
40	pF
	30 800 30 50 30 225 225 30 7

<sup>§</sup> For conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>\</sup>ensuremath{^{\parallel}}$  These values are not specified pending detailed characterization.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**■** 8961722 0099331 627 **■** 

<sup>¶</sup> All typical or nominal values are at  $V_{DD} = 5 \text{ V}$ ,  $T_A = 25$ °C.

<sup>#</sup> All input and output voltage levels are TTL-compatible. Figure 1 shows the test load circuit; Figure 2 and Figure 3 show the voltage reference levels.

#### PARAMETER MEASUREMENT INFORMATION



Where: lOL 2.0 mA (all outputs) 300 μA (all outputs) lОН

> 1.5 V  $V_{LOAD}$

80 pF typical load circuit capacitance

Figure 1. Test Load Circuit

### signal transition levels

Transistor-to-transistor logic (TTL) output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Figure 2 shows the TTL-level outputs.




Figure 2. TTL-Level Outputs

TTL-output transition times are specified as follows:

- For a high-to-low transition, the level at which the output is said to be no longer high is 2 V, and the level at which the output is said to be low is 1 V.
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V, and the level at which the output is said to be high is 2 V.

Figure 3 shows the TTL-level inputs.




Figure 3. TTL-Level Inputs

TTL-compatible input transition times are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V, and the level at which the input is said to be low is 0.8 V.
- For a low to high transisiton on an input signal, the level at which the input is said to be no longer low is 0.8 V, and the level at which the input is said to be high is 2 V.



8961722 0099332 563 📟

11

#### **CLOCK CHARACTERISTICS AND TIMING**

The 'C50 can use either its internal oscillator or an external frequency source for a clock. The clock mode is determined by the CLKMD1 and CLKMD2 pins. Table 1 outlines the selection of the clock mode by these pins.

**Table 1. Clock Mode Selection** 

CLKMD1	CLKMD2	CLOCK SOURCE
1	0	External divide-by-one clock option
0	1	Reserved for test purposes
1	1	External divide-by-two option or internal divide-by-two clock option with an external crystal
0	0	External divide-by-two option with the internal oscillator disabled

# internal divide-by-two clock option with external crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT1 is one-half the crystal's oscillating frequency. The crystal should be in either fundamental or overtone operation and parallel resonant, with an effective series resistance of 30  $\Omega$  and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF. Overtone crystals require an additional tuned LC circuit. Figure 4 shows an external crystal (fundamental frequency) connected to the on-chip oscillator.

#### recommended operating conditions for internal divide-by-two clock option

		'3	20C50-5	0	'3	UNIT		
		MIN NOM MAX		MIN	NOM	MAX	UNIT	
f <sub>X</sub>	Input clock frequency	ot		50	o <b>†</b>		66	MHz
C1, C2	Load capacitance	10			10		pF	

<sup>†</sup> This device utilizes a fully static design and therefore can operate with t<sub>C(CI)</sub> approaching  $\infty$ . The device is characterized at frequencies approaching 0 Hz but is tested at a minimum of 3.3 MHz to meet device test time requirements.




Figure 4. Internal Clock Option



2

■ TTP EEEPPOO 5571JPB ■

### external divide-by-two clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected, CLKMD1 set high, and CLKMD2 set high. The external frequency is divided by two to generate the internal machine cycle. The external frequency injected must conform to specifications listed in the timing requirements table.

# switching characteristics over recommended operating conditions [H = $0.5 t_{c(CO)}$ ]

	PARAMETER		'320C50-50		'320C50-66			UNIT
PARAME!ER		MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>C</sub> (CO)	Cycle time, CLKOUT1	40	2tc(CI)	†	30	2t <sub>c(CI)</sub>	†	ns
td(CIH-COH/L)	Delay time, X2/CLKIN high to CLKOUT1 high/low	3	11	20	3	11	20	ns
t <sub>f(CO)</sub>	Fall time, CLKOUT1		5			5		ns
tr(CO)	Rise time, CLKOUT1		5			5		ns
tw(COL)	Pulse duration, CLKOUT1 low	H-3	Н	H + 2	H – 3	Н	H+2	ns
tw(COH)	Pulse duration, CLKOUT1 high	H-3	Н	H + 2	H – 3	Н	H + 2	ns

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'320C50-50		'320C50-66		UNIT
		MIN	MAX	MIN	MAX	UNIT
t <sub>C</sub> (CI)	Cycle time, X2/CLKIN	20	†	15	†	ns
t <sub>f</sub> (CI)	Fall time, X2/CLKIN <sup>‡</sup>		5		5	ns
tr(CI)	Rise time, X2/CLKIN <sup>‡</sup>		5		5	ns
tw(CIL)	Pulse duration, X2/CLKIN low	8	†	7	†	ns
tw(CIH)	Pulse duration, X2/CLKIN high	8	Ť	7	Ť	ns

<sup>†</sup> This device utilizes a fully static design and therefore can operate with t<sub>C(CI)</sub> approaching ∞. The device is characterized at frequencies approaching 0 Hz, but is tested at a minimum of 6.7 MHz to meet device test time requirements.

<sup>‡</sup> Values derived from characterization data and not tested.




Figure 5. External Divide-by-Two Clock Timing



8961722 0099334 336

#### external divide-by-one clock option

An external frequency source can be used by injecting the frequency directly into CLKIN2 with X1 left unconnected and X2 connected to  $V_{DD}$ . This external frequency is divided by one to generate the internal machine cycle. The divide-by-one option is used when CLKMD1 is strapped high and CLKMD2 is strapped low. The external frequency injected must conform to specifications listed in the timing requirements table (see Figure 6 for more details).

# switching characteristics over recommended operating conditions [H = $0.5 t_{c(CO)}$ ]

						•	,	
	PARAMETER		'320C50-	50		'320C50	-66	146117
FARANEIEN		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tc(CO)	Cycle time, CLKOUT1	40	t <sub>C</sub> (CI)	75†	30	t <sub>C</sub> (CI)	75†	ns
td(C2H-COH)	Delay time, CLKIN2 high to CLKOUT1 high	2	9	16	2	9	16	ns
tf(CO)	Fall time, CLKOUT1		5			5		ns
tr(CO)	Rise time, CLKOUT1		5			5		ns
tw(COL)	Pulse duration, CLKOUT1 low	H – 3†	Н	H + 2†	H – 3 <sup>†</sup>	Н	H + 2 <sup>†</sup>	ns
tw(COH)	Pulse duration, CLKOUT1 high	H – 3†	Н	H + 2 <sup>†</sup>	H – 3 <sup>†</sup>	Н	H + 2 <sup>†</sup>	ns
<sup>t</sup> d(TP)	Delay time, transitory phase – PLL synchronized after CLKIN2 supplied			1000t <sub>C(C2)</sub> §			1000t <sub>c(C2)</sub> §	ns

<sup>†</sup> Values assured by design and not tested

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'3200	'320C50-50		'320C50-66	
		MIN	MAX	MIN	MAX	UNIT
tc(C2)	Cycle time, CLKIN2	40	75‡	30	75‡	ns
<sup>t</sup> f(C2)	Fall time, CLKIN2§		5		5	ns
tr(C2)	Rise time, CLKIN2§		5		5	ns
tw(C2L)	Pulse duration, CLKIN2 low	11	c(C2)-11	9	tc(C2)-9	ns
tw(C2H)	Pulse duration, CLKIN2 high	11	c(C2)-11	9	t <sub>c</sub> (C2)-9	ns

<sup>‡</sup> Clocks can be stopped only while the device executes IDLE2 when using the external divide-by-one clock option. Note that tp (the transitory phase) occurs when restarting clock from IDLE2 in this mode.

<sup>§</sup> Values derived from characterization data and not tested.




Figure 6. External Divide-by-One Clock Timing



1 001 011 10E BOX 1440 - 110001011, TEXAS 17251-1440

■ 8961722 0099335 272 **■** 

#### MEMORY AND PARALLEL I/O INTERFACE READ

Memory and parallel I/O interface read timings are illustrated in Figure 7.

# switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$ ]

	PARAMETER	MIN	MAX	UNIT
tsu(AV-RDL)	Setup time, address valid before RD low†	H-10 <sup>‡</sup>		ns
<sup>†</sup> h(RDH-AV)	Hold time, address valid after RD high <sup>†</sup>	0‡		ns
tw(RDL)	Pulse duration, RD low§¶	H-2		ns
tw(RDH)	Pulse duration, RD high\$¶	H-2		ns
td(RDH-WEL)	Delay time, RD high to WE low	2H-5		ns

<sup>†</sup> A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as address.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature $[H=0.5t_{C(CO)}]$

		MIN	MAX	UNIT
ta(RDAV)	Access time, read data valid from address valid		2H-15 <sup>‡</sup>	ns
ta(RDL-RD)	Access time, read data valid after RD low		H-10	ns
t <sub>su(RD-RDH)</sub>	Setup time, read data valid before RD high	10		ns
th(RDH-RD)	Hold time, read data valid after RD high	0		ns

<sup>‡</sup> See Figure 8 for address-bus timing variation with load capacitance.



<sup>‡</sup> See Figure 8 for address-bus timing variation with load capacitance.

<sup>§</sup> STRB and RD timing is -3/+5 ns from CLKOUT1 timing on read cycles, following the first cycle after reset, which is always a seven wait-state cycle.

<sup>¶</sup> Values are derived from characterization data and are not tested.

#### MEMORY AND PARALLEL I/O INTERFACE WRITE


Memory and parallel I/O interface read timings are illustrated in Figure 7.

# switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$ ]

		, ,		
	PARAMETER	MIN	MAX	UNIT
tsu(AV-WEL)	Setup time, address valid before WE low†	H – 5 <sup>‡</sup>		ns
th(WEH-AV)	Hold time, address valid after WE high <sup>†</sup>	H – 10‡		ns
tw(WEL)	Pulse duration, WE low§	2H – 4 2	2H + 2¶	ns
tw(WEH)	Pulse duration, WE high§	2H – 2		ns
td(WEH-RDL)	Delay time, WE high to RD low	3H - 10		ns
<sup>t</sup> su(WDV-WEH)	Setup time, write data valid before WE high\$	2H – 20	2H¶#	ns
<sup>t</sup> h(WEH-WDV)	Hold time, write data valid after WE high§	H – 5	H+10¶	ns
<sup>t</sup> en(WE-BUd)	Enable time, WE to data bus driven	_5¶		ns

TA15-A0,PS, DS, IS, R/W, and BR timings are all included in timings referenced as address.

<sup>#</sup> This value holds true for zero or one wait state only.



NOTE A: All timings are for 0 wait states. However, external writes always require two cycles to prevent external bus conflicts. The above diagram illustrates a one-cycle read and a two-cycle write and is not drawn to scale. All external writes immediately preceded by an external read or immediately followed by an external read require three machine cycles.

Figure 7. Memory and Parallel I/O Interface Read and Write Timing



8961722 0099337 045

<sup>‡</sup> See Figure 8 for address bus timing variation with load capacitance.

<sup>§</sup> STRB and WE edges are 0-4 ns from CLKOUT1 edges on writes. Rising and falling edges of these signals track each other; tolerance of resulting pulse durations is  $\pm 2$  ns, not  $\pm 4$  ns.

 $<sup>\</sup>P$  Values derived from characterization data and are not tested.

SGUS020 - JUNE 1996




Figure 8. Address Bus Timing Variation With Load Capacitance



■ 8961722 DD99338 T81 **■** 

### **READY TIMING FOR EXTERNALLY GENERATED WAIT STATES**

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN MAX	UNIT
t <sub>su</sub> (RY-COH)	Setup time, READY before CLKOUT1 rises	10	ns
th(CO-RYH)	Hold time, READY after CLKOUT1 rises	0	ns
<sup>t</sup> su(RY-RDL)	Setup time, READY before RD falls	10	ns
<sup>t</sup> h(RDL-RY)	Hold time, READY after RD falls	0	ns
t <sub>V</sub> (WEL-RY)	Valid time, READY after WE falls	H – 15	ns
<sup>†</sup> h(WEL-RY)	Hold time, READY after WE falls	H+5	ns




Figure 9. Ready Timing for Externally Generated Wait States During an External Read Cycle




Figure 10. Ready Timing for Externally Generated Wait States During an External Write Cycle



### RESET, INTERRUPT, AND BIO

# timing requirements over recommended ranges of supply voltage and operating free-air temperature [H = $0.5t_{c(CO)}$ ]

	PARAMETER	MIN MAX	UNIT
t <sub>su(IN-COL)</sub>	Setup time, NT1-INT4, NMI, before CLKOUT1 low †	15	ns
th(COL-IN)	Hold time, INT1 – INT4, NMI, after CLKOUT1 low †	0	ns
<sup>t</sup> w(INL)SYN	Pulse duration, INT1 – INT4, NMI low, synchronous	4H+15 <sup>‡</sup>	ns
tw(INH)SYN	Pulse duration, INT1-INT4, NMI high, synchronous	2H+15‡§	ns
tw(iNL)ASY	Pulse duration, INT1 - INT4, NMI low, asynchronous	6H+15 <sup>‡</sup>	ns
tw(INH)ASY	Pulse duration, INT1-INT4, NMI high, asynchronous ¶	4H+15 <sup>‡</sup>	ns
<sup>t</sup> su(RS-X2L)	Setup time, RS before X2/CLKIN low	10	ns
<sup>t</sup> w(RSL)	Pulse duration, RS low	12H	ns
<sup>t</sup> d(RSH)	Delay time, RS high to reset vector fetch	34H	ns
tw(BIL)SYN	Pulse duration, BIO low, synchronous	15	ns
<sup>t</sup> w(BIL)ASY	Pulse duration, BIO low, asynchronous ¶	H+15	ns
tsu(BI-COL)	Setup time, BIO before CLKOUT1 low	15	ns
th(COL-BI)	Hold time, BIO after CLKOUT1 low	0	ns

<sup>†</sup> These parameters must be met to use the synchronous timings. Both reset and the interrupts can operate asynchronously. The pulse durations require an extra half-cycle to assure internal synchronization.

<sup>¶</sup> Values derived from characterization data and are not tested.




Figure 11. Reset, Interrupt, and BIO Timings



<sup>‡</sup> If in IDLE2, add 4H to these timings.

<sup>§</sup> Values are specified by design and not tested.


# INSTRUCTION ACQUISITION (IAQ), INTERRUPT ACKNOWLEDGE (IACK), EXTERNAL FLAG (XF), AND TOUT

# switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$ ]

	PARAMETER	MIN	MAX	UNIT
tsu(AV-IQL)	Setup time, address valid before IAQ low†	H-12 <sup>‡</sup>		ns
th(IQL-AV)	Hold time, address valid after IAQ low	H-10‡		ns
tw(IQL)	Pulse duration, IAQ low	H-10 <sup>‡</sup>		ns
<sup>†</sup> d(CO-TU)	Delay time, CLKOUT1 falling to TOUT	-6	6	ns
<sup>t</sup> su(AV-IKL)	Setup time, address valid before IACK low§	H-12 <sup>‡</sup>		ns
th(IKH-AV)	Hold time, address valid after IACK high §	H-10 <sup>‡</sup>		ns
tw(IKL)	Pulse duration, IACK low	H-10 <sup>‡</sup>		ns
tw(TUH)	Pulse duration, TOUT high	2H-12		ns
<sup>†</sup> d(CO-XFV)	Delay time, XF valid after CLKOUT1	0	12	ns

<sup>†</sup> IAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being addressed resides in on-chip memory.

<sup>§</sup> IACK goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used. Address pins A1 – A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must be set to zero for the address to be valid when the vectors reside in on-chip memory.



NOTE: IAQ and IACK are not affected by wait states.

Figure 12. IAQ, IACK, and XF Timings Example With Two External Wait States



8961722 0099341 576 📟

<sup>‡</sup> Valid only if the external address reflects the current instruction activity (that is, code is executing on chip with no external bus cycles and AVI is on, or code is executing off-chip).

## **EXTERNAL DMA TIMING**

# switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$ ] (see Note 2)

		-()		
	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> d(HOL-HAL)	Delay time, HOLD low to HOLDA low	4H	‡	ns
td(HOH-HAH)	Delay time, HOLD high before HOLDA high	2H		ns
<sup>t</sup> dis(AZ-HAL)	Disable time, address in the high-impedance state before HOLDA low§	H-15 <sup>†</sup>		ns
<sup>t</sup> en(HAH-Ad)	Enable time, HOLDA high to address driven	H~5†		ns
td(XBL-IQL)	Delay time, XBR low to IAQ low	4H <sup>†</sup>	6H†	ns
td(XBH-IQH)	Delay time, XBR high to IAQ high	2H <sup>†</sup>	4H <sup>†</sup>	ns
td(XSL-RDV)	Delay time, read data valid after XSTRB low		40	ns
th(XSH-RD)	Hold time, read data after XSTRB high	0		ns
ten(IQL-RDd)	Enable time, IAQ low to read data driven¶	0†	2H <sup>†</sup>	ns
tdis(W)	Disable time, $XR/\overline{W}$ low to data in the high-impedance state	0†	15†	ns
<sup>t</sup> dis(I-D)	Disable time, IAQ high to data in the high-impedance state		н†	ns
ten(D-XRH)	Enable time, data from XR/W going high		4†	ns

<sup>†</sup> Values derived from characterization data and are not tested.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
td(HAL-XBL)	Delay time, HOLDA low to XBR low#	0#		ns
<sup>t</sup> d(IQL-XSL)	Delay time, IAQ low to XSTRB low#	0#		ns
<sup>t</sup> su(AV-XSL)	Setup time, Xaddress valid before XSTRB low	15		ns
tsu(DV-XSL)	Setup time, Xdata valid before XSTRB low	15		ns
<sup>t</sup> h(XSL-D)	Hold time, Xdata hold after XSTRB low	15		ns
<sup>†</sup> h(XSL-WA)	Hold time, write Xaddress hold after XSTRB low	15		ns
tw(XSL)	Pulse duration, XSTRB low	45		ns
<sup>†</sup> w(XSH)	Pulse duration, XSTRB high	45		ns
<sup>†</sup> su(RW-XSL)	Setup time, R/W valid before XSTRB low	20		ns
<sup>†</sup> h(XSH-RA)	Hold time, read Xaddress after XSTRB high	0		ns

<sup>#</sup> XBR, XR/W, and XSTRB lines should be pulled up with a 10-kΩ resistor to assure that they are in an inactive (high) state during the transition period between the SMJ320C50x driving them and the external circuit driving them.

NOTE 2. X preceding a name refers to the external drive of the signal.




■ 8961722 0099342 402 🖿

<sup>‡</sup> HOLD is not acknowledged until current external access request is complete.

<sup>§</sup> This parameter includes all memory control lines.

<sup>1</sup> This parameter refers to the delay between the time the condition (IAQ = 0 and XR/W = 1) is satisfied and the time that the SMJ320C50x data lines become valid.

NOTE 2: X preceding a name refers to the external drive of the signal.



 $\dagger$  A15~A0,  $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ ,  $R/\overline{W}$ , and  $\overline{BR}$  timings are all included in timings referenced as address bus/control signals.

Figure 13. External DMA Timing



8961722 0099343 349


#### **SERIAL-PORT RECEIVE**

# timing requirements over recommended ranges of supply voltage and operating free-air temperature [H = $0.5t_{\rm c(CO)}$ ]

	PARAMETER	MIN	MAX	UNIT
t <sub>c</sub> (SCK)	Cycle time, serial-port clock	5.2H	†	ns
tf(SCK)	Fall time, serial-port clock		8‡	ns
tr(SCK)	Rise time, serial-port clock		<b>8</b> ‡	ns
tw(SCK)	Pulse duration, serial-port clock low/high	2.1H		ns
t <sub>su(FS-CK)</sub>	Setup time, FSR before CLKR falling edge	10		ns
th(CK-FS)	Hold time, FSR after CLKR falling edge	10		ns
<sup>t</sup> su(DR-CK)	Setup time, DR before CLKR falling edge	10		ns
th(CK-DR)	Hold time, DR after CLKR falling edge	10		ns

<sup>†</sup> The serial-port design is fully static and therefore can operate with t<sub>C(SCK)</sub> approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

<sup>‡</sup> Values derived from characterization data and are not tested.



NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.

Figure 14. Serial-Port Receive Timing



### SERIAL-PORT TRANSMIT, EXTERNAL CLOCKS AND EXTERNAL FRAMES

### switching characteristics over recommended operating conditions (see Note 3)


	PARAMETER	MIN	MAX	UNIT
td(CXH-DXV)	Delay time, DX valid after CLKX high		25	ns
<sup>†</sup> dis(CXH-DX)	Disable time, DX valid after CLKX high		40†	ns
<sup>t</sup> h(CXH-DXV)	Hold time, DX valid after CLKX high	-5		ns

# timing requirements over recommended ranges of supply voltage and operating free-air temperature $[H = 0.5t_{C(CO)}]$ (see Note 3)

		MIN	MAX	UNIT
<sup>t</sup> c(SCK)	Cycle time, serial-port clock	5.2H	‡	ns
tf(SCK)	Fall time, serial-port clock		8†	ns
<sup>t</sup> r(SCK)	Rise time, serial-port clock		8†	ns
tw(SCK)	Pulse duration, serial-port clock low/high	2.1H		ns
<sup>t</sup> d(CXH-FXH)	Delay time, FSX after CLKX high edge		2H-8	ns
th(CXL-FXL)	Hold time, FSX after CLKX falling edge	10		ns
th(CXH-FXL)	Hold time, FSX after CLKX high edge	2	2H-8†§	ns

<sup>†</sup> Values derived from characterization data and are not tested.

NOTE 3: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.



NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.

Figure 15. Serial-Port Transmit Timing of External Clocks and External Frames



<sup>‡</sup> The serial-port design is fully static and therefore can operate with t<sub>C</sub>(SCK) approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

<sup>§</sup> If the FSX pulse does not meet this specification, the first bit of serial data will be driven on the DX pin until the falling edge of FSX. After the fallin edge of FSX, data will be shifted out on the DX pin. The transmit-buffer-empty interrupt will be generated when the th(FS) and th(FS)H specification is met.


## SERIAL-PORT TRANSMIT, INTERNAL CLOCKS AND INTERNAL FRAMES

# switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$ ] (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
td(CX-FX)	Delay time, CLKX rising to FSX			25	ns
td(CX-DX)	Delay time, CLKX rising to DX			25	ns
tdis(CX-DX)	Disable time, CLKX rising to DX			40†	ns
t <sub>c</sub> (SCK)	Cycle time, serial-port clock		8H		ns
tf(SCK)	Fall time, serial-port clock		5		ns
tr(SCK)	Rise time, serial-port clock		5	·	ns
tw(SCK)	Pulse duration, serial-port clock low/high	4H – 20			ns
th(CXH-DXV)	Hold time, DX valid after CLKX high	- 6			ns

<sup>†</sup> Values derived from characterization and not tested.

NOTE 3: Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX are always defined depending on the source of FSX, and CLKX timings are always dependent upon the source of CLKX. Specifically, the relationship of FSX to CLKX is independent of the source of CLKX.



NOTE A: Depending on whether information is sent in an 8-bit or 16-bit packet.

Figure 16. Serial-Port Transmit Timing of Internal Clocks and Internal Frames



#### SERIAL-PORT RECEIVE TIMING IN TDM MODE

timing requirements over recommended ranges of supply voltage and operating free-air temperature  $[H=0.5t_{c(CO)}]$ 

		MIN M	AX UNIT
<sup>t</sup> c(SCK)	Cycle time, serial-port clock	5.2H	† ns
tf(SCK)	Fall time, serial-port clock		8 <sup>‡</sup> ns
<sup>t</sup> r(SCK)	Rise time, serial-port clock		8 <sup>‡</sup> ns
tw(SCK)	Pulse duration, serial-port clock low/high	2.1H	ns
t <sub>su(TD-TCH)</sub>	Setup time, TDAT/TADD before TCLK rising	30	ns
th(TCH-TD)	Hold time, TDAT/TADD after TCLK rising	-3	ns
t <sub>su(TA-TCH)</sub>	Setup time, TDAT/TADD before TCLK rising§	20	ns
th(TCH-TA)	Hold time, TDAT/TADD after TCLK rising§	-3	ns
tsu(TF-TCH)	Setup time, TRFM before TCLK rising edge¶	10	ns
th(TCH-TF)	Hold time, TRFM after TCLK rising edge¶	10	ns

<sup>†</sup> The serial-port design is fully static and therefore can operate with t<sub>C(SCK)</sub> approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

TFRM timing and waveforms shown in Figure 17 are for external TFRM. TFRM also can be configured as internal. The TFRM internal case is illustrated in the transmit timing diagram in Figure 18.




Figure 17. Serial-Port Receive Timing in TDM Mode

<sup>‡</sup> Values derived from characterization data and are not tested.

<sup>§</sup> These parameters apply only to the first bits in the serial bit string.

#### SERIAL-PORT TRANSMIT TIMING IN TDM MODE

# switching characteristics over recommended operating conditions [H = $0.5t_{c(CO)}$ ]

	PARAMETER	MIN	MAX	UNIT
th(TCH-TDV)	Hold time, TDAT/TADD valid after TCLK rising	0		ns
<sup>t</sup> d(TCH-TFV)	Delay time, TFRM valid after TCLK rising <sup>†</sup>	н	3H+10	ns
td(TC-TDV)	Delay time, TCLK to valid TDAT/TADD		20	ns

<sup>†</sup> TFRM timing and waveforms shown in Figure 18 are for internal TFRM. TFRM can also be configured as external, and the TFRM external case is illustrated in the receive timing diagram in Figure 17.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature [(H = $0.5t_{c(CO)}$ ]

		MIN	TYP	MAX	UNIT
tc(SCK)	Cycle time, serial-port clock	5.2H	8H‡	§	ns
tf(SCK)	Fall time, serial-port clock			<b>8</b> ¶	ns
tr(SCK)	Rise time, serial-port clock			8¶	ns
tw(SCK)	Pulse duration, serial-port clock low/high	2.1H		·	ns

<sup>‡</sup> When SCK is generated internally.

 $<sup>\</sup>P$  Values derived from characterization data and are not tested.




Figure 18. Serial-Port Transmit Timing in TDM Mode




<sup>§</sup> The serial-port design is fully static and therefore can operate with t<sub>C(SCK)</sub> approaching ∞. It is characterized approaching an input frequency of 0 Hz but tested at a much higher frequency to minimize test time.

#### **MECHANICAL DATA**

### HFG (S-CQFP-F132)

#### **CERAMIC QUAD FLATPACK WITH TIE-BAR**



NOTES: A. All linear dimensions are in inches (millimeters)..


- B. This drawing is subject to change without notice.
- C. Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.
- D. This package can be hermetically sealed with a metal lid.
- E. The terminals will be gold plated.



#### **MECHANICAL DATA**

#### GFA (S-CPGA-P141)

#### **CERAMIC PIN GRID ARRAY PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-128



8961722 0099350 589 🖿


SGUS020 -- JUNE 1996

#### **MECHANICAL DATA**

# PQ (S-PQFP-G\*\*\*)

#### PLASTIC QUAD FLATPACK

100 LEAD SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-069



POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

8961722 0099351 415