SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

- High-Performance Fixed-Point Digital Signal Processor (DSP) – TMS320C62x™
 - 4-, 3.33-ns Instruction Cycle Time
 - 250-, 300-MHz Clock Rate
 - Eight 32-Bit Instructions/Cycle
 - 2000, 2400 MIPS
- C6203B and C6202/02B GLS Ball Grid Array (BGA) Packages are Pin-Compatible With the C6204 GLW BGA Package[†]
- VelociTI[™] Advanced Very-Long-Instruction-Word (VLIW) C62x[™] DSP Core
 - Eight Highly Independent Functional Units:
 - Six ALUs (32-/40-Bit)
 - Two 16-Bit Multipliers (32-Bit Result)
 - Load-Store Architecture With 32 32-Bit General-Purpose Registers
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- Instruction Set Features
 - Byte-Addressable (8-, 16-, 32-Bit Data)
 - 8-Bit Overflow Protection
 - Saturation
 - Bit-Field Extract, Set, Clear
 - Bit-Counting
 - Normalization
- 7M-Bit On-Chip SRAM
 - 3M-Bit Internal Program/Cache (96K 32-Bit Instructions)
 - 4M-Bit Dual-Access Internal Data (512K Bytes)
 - Organized as Two 256K-Byte Blocks for Improved Concurrency
- 32-Bit External Memory Interface (EMIF)
 - Glueless Interface to Synchronous Memories: SDRAM or SBSRAM
 - Glueless Interface to Asynchronous Memories: SRAM and EPROM
 - 52M-Byte Addressable External Memory Space

- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- 32-Bit Expansion Bus (XBus)
 - Glueless/Low-Glue Interface to Popular PCI Bridge Chips
 - Glueless/Low-Glue Interface to Popular Synchronous or Asynchronous Microprocessor Buses
 - Master/Slave Functionality
 - Glueless Interface to Synchronous FIFOs and Asynchronous Peripherals
- Three Multichannel Buffered Serial Ports (McBSPs)
 - Direct Interface to T1/E1, MVIP, SCSA Framers
 - ST-Bus-Switching Compatible
 - Up to 256 Channels Each
 - AC97-Compatible
 - Serial-Peripheral Interface (SPI)
 Compatible (Motorola™)
- Two 32-Bit General-Purpose Timers
- IEEE-1149.1 (JTAG[‡])
 Boundary-Scan-Compatible
- 352-Pin BGA Package (GNZ) (C6203C only)
- 384-Pin BGA Package (GLS) (C6203B only)
- 384-Pin BGA Package (GNY) [C6203B and C6203C]
- 0.12-μm/6-Level Metal Process (C6203C)
- 0.15-μm/5-Level Metal Process (C6203B)
 − CMOS Technology
- 3.3-V I/Os, 1.2-V Internal (C6203C)
- 3.3-V I/Os, 1.5-V Internal (C6203B)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.

Motorola is a trademark of Motorola. Inc.

All trademarks are the property of their respective owners.

† For more details, see the GLS BGA package bottom view.

‡ IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.




Copyright © 2002, Texas Instruments Incorporated

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

Table of C	
GNZ, GLS, and GNY BGA packages (bottom view) 2 description	signal transition levels 42 timing parameters and board routing analysis 43 input and output clocks 44 asynchronous memory timing 57 synchronous-burst memory timing 51 synchronous DRAM timing 56 HOLD/HOLDA timing 63 reset timing 64 external interrupt timing 66 expansion bus synchronous FIFO timing 67 expansion bus asynchronous peripheral timing 69 expansion bus synchronous host-port timing 73 expansion bus asynchronous host-port timing 79 XHOLD/XHOLDA timing 81 multichannel buffered serial port timing 95 JTAG test-port timing 97 mechanical data 98

GNZ, GLS, and GNY BGA packages (bottom view)


GNZ 352-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW) [C6203C only]





GNZ, GLS, and GNY BGA packages (bottom view) (continued)


GLS 384-PIN BGA PACKAGE (BOTTOM VIEW) [C6203B only]



The C6203B and C6202/02B GLS BGA packages are pin-compatible with the C6204 GLW package except that the inner row of balls (which are additional power and ground pins) are removed for the C6204 GLW package.

These balls are NOT applicable for the C6204 devices 340-pin GLW BGA package.

GNY 384-PIN BGA PACKAGE (BOTTOM VIEW)





SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

description

The TMS320C6203B and TMS320C6203C devices are part of the TMS320C62x™ fixed-point DSP generation in the TMS320C6000™ DSP platform. The C62x™ DSP devices are based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

The TMS320C62x[™] DSP offers cost-effective solutions to high-performance DSP-programming challenges. The TMS320C6203B/03C has a performance capability of up to 2400 MIPS at a clock rate of 300 MHz. The C6203B/03C DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6203B/03C can produce two multiply-accumulates (MACs) per cycle for a total of 600 million MACs per second (MMACS). The C6203B/03C DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6203B/03C device program memory consists of two blocks, with a 256K-byte block configured as memory-mapped program space, and the other 128K-byte block user-configurable as cache or memory-mapped program space. Data memory for the C6203B/03C consists of two 256K-byte blocks of RAM.

The C6203B/03C device has a powerful and diverse set of peripherals. The peripheral set includes three multichannel buffered serial ports (McBSPs), two general-purpose timers, a 32-bit expansion bus (XBus) that offers ease of interface to synchronous or asynchronous industry-standard host bus protocols, and a glueless 32-bit external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C62x™ devices have a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

device characteristics

Table 1 provides an overview of the TMS320C6203C, TMS320C6203B, TMS320C6202/02B, and the TMS320C6204 DSPs. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count, etc. This data sheet primarily focuses on the functionality of the TMS320C6203B/03C devices although it also identifies to the user the pin-compatibility of the C6203B and C6202/02B GLS, and the C6204 GLW BGA packages. For the functionality information on the TMS320C6202/02B devices, see the TMS320C6202, TMS320C6202B Fixed-Point Digital Signal Processors data sheet (literature number SPRS104). For the functionality information on the TMS320C6204 device, see the TMS320C6204 Fixed-Point Digital Signal Processor data sheet (literature number SPRS152). And for more details on the C6000™ DSP part numbering, see Figure 4.

TMS320C6000 and C6000 are trademarks of Texas Instruments. Windows is a registered trademark of the Microsoft Corporation.



device characteristics (continued)

Table 1. Characteristics of the Pin-Compatible DSPs

HAF	RDWARE FEATURES	C6203B	C6203C
	EMIF	$\sqrt{}$	V
	DMA	4-Channel With Throughput Enhancements	4-Channel With Throughput Enhancements
Peripherals	Expansion Bus	$\sqrt{}$	V
	McBSPs	3	3
	32-Bit Timers	2	2
	Size (Bytes)	384K	384K
Internal Program Memory	Organization	Block 0: 256K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program	Block 0: 256K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program
	Size (Bytes)	512K	512K
Internal Data Memory	Organization	2 Blocks: Four 16-Bit Banks per Block 50/50 Split	2 Blocks: Four 16-Bit Banks per Block 50/50 Split
CPU ID + CPU Rev ID	Control Status Register (CSR.[31:16])	0x0003	0x0004
Frequency	MHz	250, 300	300
Cycle Time	ns	3.33 ns (6203B-300) 4 ns (6203B-250)	3.33 ns (6203C-300)
Voltage	Core (V)	1.5 1.7 (GLS pkg only)	1.2
	I/O (V)	3.3	3.3
PLL Options	CLKIN frequency multiplier [Bypass (x1), x4, x6, x7, x8, x9, x10, and x11] x12 multiplier option (6203C only)	Bypass (x1), x4, x6, x7, x8, x9, x10, and x11 (Both GLS/GNY Pkgs)	x1, x4, x8, x12 (GNZ Pkg) x1, x4, x6, x8, x12 (GNY Pkg)
	27 x 27 mm	_	352-pin GNZ
BGA Packages	18 x 18 mm	384-pin GLS	-
	18 x 18 mm	384-pin GNY (2.x, 3.x only)	384-pin GNY
	16 x 16 mm	-	_
Process Technology	μm	0.15 μm	0.12 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	Al	PP

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

device characteristics (continued)

Table 1. Characteristics of the Pin-Compatible DSPs (Continued)

HARDW	ARE FEATURES	C6202	C6202B	C6204
	EMIF	√	V	V
Peripherals	DMA	4-Channel	4-Channel With Throughput Enhancements	4-Channel With Throughput Enhancements
· onpriorate	Expansion Bus	√	$\sqrt{}$	V
	McBSPs	3	3	2
	32-Bit Timers	2	2	2
	Size (Bytes)	256K	256K	64K
Internal Program Memory	Organization	Block 0: 128K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program	Block 0: 128K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program	1 Block: 64K-Byte Cache/Mapped Program
	Size (Bytes)	128K	128K	64K
Internal Data Memory	Organization	2 Blocks: Four 16-Bit Banks per Block 50/50 Split	2 Blocks: Four 16-Bit Banks per Block 50/50 Split	2 Blocks: Four 16-Bit Banks per Block 50/50 Split
CPU ID + CPU Rev ID	Control Status Register (CSR.[31:16])	0x0002	0x0003	0x0003
Frequency	MHz	200, 250	250	200
Cycle Time	ns	4 ns (6202-250) 5 ns (6202-200)	4 ns (6202B-250)	5 ns (6204-200)
Maltana	Core (V)	1.8	1.5	1.5
Voltage	I/O (V)	3.3	3.3	3.3
PLL Options	CLKIN frequency multiplier [Bypass (x1), x4, x6, x7, x8, x9, x10, and x11]	x1, x4 (Both Pkgs)	x1, x4, x8, x10 (GJL Pkg) All PLL Options (GLS Pkg)	x1, x4 (Both Pkgs)
	27 x 27 mm	352-pin GJL	-	-
BGA Packages	18 x 18 mm	384-pin GLS	384-pin GNY	340-pin GLW
	16 x 16 mm	-	-	288-pin GHK
Process Technology	μm	0.18 μm	0.15 μm	0.15 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	PD	PP	PP



C62x™ device compatibility

The TMS320C6202, C6202B, C6203B, C6203C, and C6204 devices are pin-compatible; thus, making new system designs easier and providing faster time to market. The following list summarizes the C62x™ DSP device characteristic differences:

Core Supply Voltage (1.8 V versus 1.5 V versus 1.2 V)

The C6202 device core supply voltage is 1.8 V while the C6202B, C6203B, C6204 devices have core supply voltages of 1.5 V and the C6203C device has a core supply voltage of 1.2 V.

PLL Options Availability

Table 1 identifies the available PLL multiply factors [e.g., CLKIN x1 (PLL bypassed), x4, etc.] for each of the C62x[™] DSP devices. For additional details on the PLL clock module and specific options for the C6203B/03C devices, see the *Clock PLL* section of this data sheet.

For additional details on the PLL clock module and specific options for the C6202/02B devices, see the *Clock PLL* section of the *TMS320C6202*, *TMS320C6202B Fixed-Point Digital Signal Processors* data sheet (literature number SPRS104).

And for additional details on the PLL clock module and specific options for the C6204 device, see the *Clock PLL* section of the *TMS320C6204 Fixed-Point Digital Signal Processor* data sheet (literature number SPRS152).

On-Chip Memory Size


The C6202/02B, C6203B/03C, and C6204 devices have different on-chip program memory and data memory sizes (see Table 1).

McBSPs

The C6202, C6202B, C6203B, and C6203C devices have three McBSPs while the C6204 device has two McBSPs on-chip.

For a more detailed discussion on migration concerns, and similarities/differences between the C6202, C6202B, C6203B, C6203C, and C6204 devices, see the *How to Begin Development and Migrate Across the TMS320C6202/6202B/6203B/6204 DSPs* application report (literature number SPRA603).

functional and CPU (DSP core) block diagram



[†] For additional details on the PLL clock module and specific options for the C6203B/03C devices, see Table 1 and the Clock PLL section of this data sheet.

CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the functional and CPU (DSP core) block diagram and Figure 1]. The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the 256-bit-wide fetch-packet boundary, the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

CPU (DSP core) description (continued)




Figure 1. TMS320C62x CPU (DSP Core) Data Paths

memory map summary

Table 2 shows the memory map address ranges of the C6203B/03C device. The C6203B/03C device has the capability of a MAP 0 or MAP 1 memory block configuration. These memory block configurations are set up at reset by the boot configuration pins (generically called BOOTMODE[4:0]). For the C6203B/03C device, the BOOTMODE configuration is handled, at reset, by the expansion bus module (specifically XD[4:0] pins). For more detailed information on the C6203B/03C device settings, which include the device boot mode configuration at reset and other device-specific configurations, see the Boot Configuration section and the Boot Configuration Summary table of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 2. TMS320C6203B/03C Memory Map Summary

MEMORY BLOCK	MEMORY BLOCK DESCRIPTION		HEY ADDDESS DANCE
MAP 0	MAP 1	BLOCK SIZE (BYTES)	HEX ADDRESS RANGE
External Memory Interface (EMIF) CE0	Internal Program RAM	384K	0000_0000 - 0005_FFFF
EMIF CE0	Reserved	4M – 384K	0006_0000 - 003F_FFFF
EMIF CE0	EMIF CE0	12M	0040_0000 - 00FF_FFFF
EMIF CE1	EMIF CE0	4M	0100_0000 - 013F_FFFF
Internal Program RAM	EMIF CE1	384K	0140_0000 - 0145_FFFF
Reserved	EMIF CE1	4M – 384K	0146_0000 - 017F_FFFF
EMIF Reg	isters	256K	0180_0000 - 0183_FFFF
DMA Controller	Registers	256K	0184_0000 - 0187_FFFF
Expansion Bus (XE	Bus) Registers	256K	0188_0000 - 018B_FFFF
McBSP 0 Re	egisters	256K	018C_0000 - 018F_FFFF
McBSP 1 Re	egisters	256K	0190_0000 - 0193_FFFF
Timer 0 Re	gisters	256K	0194_0000 - 0197_FFFF
Timer 1 Re	gisters	256K	0198_0000 - 019B_FFFF
Interrupt Selector Registers		512	019C_0000 - 019C_01FF
Power-Down Registers		256K – 512	019C_0200 - 019F_FFFF
Reserv	ed	256K	01A0_0000 - 01A3_FFFF
McBSP 2 Registers		256K	01A4_0000 - 01A7_FFFF
Reserved		5.5M	01A8_0000 - 01FF_FFFF
EMIF C	E2	16M	0200_0000 - 02FF_FFF
EMIF C	E3	16M	0300_0000 - 03FF_FFFF
Reserv	ed	1G – 64M	0400_0000 - 3FFF_FFF
XBus X0	256M	4000_0000 – 4FFF_FFF	
XBus XCE1		256M	5000_0000 - 5FFF_FFF
XBus XCE2		256M	6000_0000 - 6FFF_FFF
XBus XCE3		256M	7000_0000 – 7FFF_FFF
Internal Dat	a RAM	512K	8000_0000 - 8007_FFFF
Reserv	ed	2G – 512K	8008_0000 - FFFF_FFF

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

peripheral register descriptions

Table 3 through Table 12 identify the peripheral registers for the C6203B/03C device by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names, and their descriptions, see the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 3. EMIF Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0180 0000	GBLCTL	EMIF global control	
0180 0004	CECTL1	EMIF CE1 space control	External or internal; dependant on MAP0 or MAP1 configuration (selected byt the MAP bit in the EMIF GBLCTL register
0180 0008	CECTL0	EMIF CE0 space control	External or internal; dependant on MAP0 or MAP1 configuration (selected byt the MAP bit in the EMIF GBLCTL register
0180 000C	-	Reserved	
0180 0010	CECTL2	EMIF CE2 space control	Corresponds to EMIF CE2 memory space: [0200 0000 – 02FF FFFF]
0180 0014	CECTL3	EMIF CE3 space control	Corresponds to EMIF CE3 memory space: [0300 0000 – 03FF FFFF]
0180 0018	SDCTL	EMIF SDRAM control	
0180 001C	SDTIM	EMIF SDRAM refresh control	
0180 0020 - 0180 0054	-	Reserved	
0180 0058 – 0183 FFFF	-	Reserved	



peripheral register descriptions (continued)

Table 4. DMA Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0184 0000	PRICTL0	DMA channel 0 primary control
0184 0004	PRICTL2	DMA channel 2 primary control
0184 0008	SECCTL0	DMA channel 0 secondary control
0184 000C	SECCTL2	DMA channel 2 secondary control
0184 0010	SRC0	DMA channel 0 source address
0184 0014	SRC2	DMA channel 2 source address
0184 0018	DST0	DMA channel 0 destination address
0184 001C	DST2	DMA channel 2 destination address
0184 0020	XFRCNT0	DMA channel 0 transfer counter
0184 0024	XFRCNT2	DMA channel 2 transfer counter
0184 0028	GBLCNTA	DMA global count reload register A
0184 002C	GBLCNTB	DMA global count reload register B
0184 0030	GBLIDXA	DMA global index register A
0184 0034	GBLIDXB	DMA global index register B
0184 0038	GBLADDRA	DMA global address register A
0184 003C	GBLADDRB	DMA global address register B
0184 0040	PRICTL1	DMA channel 1 primary control
0184 0044	PRICTL3	DMA channel 3 primary control
0184 0048	SECCTL1	DMA channel 1 secondary control
0184 004C	SECCTL3	DMA channel 3 secondary control
0184 0050	SRC1	DMA channel 1 source address
0184 0054	SRC3	DMA channel 3 source address
0184 0058	DST1	DMA channel 1 destination address
0184 005C	DST3	DMA channel 3 destination address
0184 0060	XFRCNT1	DMA channel 1 transfer counter
0184 0064	XFRCNT3	DMA channel 3 transfer counter
0184 0068	GBLADDRC	DMA global address register C
0184 006C	GBLADDRD	DMA global address register D
0184 0070	AUXCTL	DMA auxiliary control register
0184 0074 – 0187 FFFF	-	Reserved

peripheral register descriptions (continued)

Table 5. Expansion Bus (XBUS) Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0188 0000	XBGC	Expansion bus global control register	
0188 0004	XCECTL1	XCE1 space control register	Corresponds to XBus XCE0 memory space: [4000 0000 – 4FFF FFFF]
0188 0008	XCECTL0	XCE0 space control register	Corresponds to XBus XCE1 memory space: [5000 0000 – 5FFF FFFF]
0188 000C	XBHC	Expansion bus host port interface control register	DSP read/write access only
0188 0010	XCECTL2	XCE2 space control register	Corresponds to XBus XCE2 memory space: [6000 0000 – 6FFF FFFF]
0188 0014	XCECTL3	XCE3 space control register	Corresponds to XBus XCE3 memory space: [7000 0000 – 7FFF FFFF]
0188 0018	-	Reserved	
0188 001C	-	Reserved	
0188 0020	XBIMA	Expansion bus internal master address register	DSP read/write access only
0188 0024	XBEA	Expansion bus external address register	DSP read/write access only
0188 0028 – 018B FFFF	-	Reserved	
-	XBISA	Expansion bus internal slave address	
	XBD	Expansion bus data	

Table 6. Interrupt Selector Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
019C 0000	MUXH	Interrupt multiplexer high	Selects which interrupts drive CPU interrupts 10–15 (INT10–INT15)
019C 0004	MUXL	Interrupt multiplexer low	Selects which interrupts drive CPU interrupts 4–9 (INT04–INT09)
019C 0008	EXTPOL	External interrupt polarity	Sets the polarity of the external interrupts (EXT_INT4–EXT_INT7)
019C 000C - 019C 01FF	-	Reserved	
019C 0200	PDCTL	Peripheral power-down control register	
019C 0204 – 019F FFFF	_	Reserved	

Table 7. Peripheral Power-Down Control Register

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
019C 0200	PDCTL	Peripheral power-down control register

peripheral register descriptions (continued)

Table 8. McBSP 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
018C 0000	DRR0	McBSP0 data receive register	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
018C 0004	DXR0	McBSP0 data transmit register	
018C 0008	SPCR0	McBSP0 serial port control register	
018C 000C	RCR0	McBSP0 receive control register	
018C 0010	XCR0	McBSP0 transmit control register	
018C 0014	SRGR0	McBSP0 sample rate generator register	
018C 0018	MCR0	McBSP0 multichannel control register	
018C 001C	RCER0	McBSP0 receive channel enable register	
018C 0020	XCER0	McBSP0 transmit channel enable register	
018C 0024	PCR0	McBSP0 pin control register	
018C 0028 – 018F FFFF	-	Reserved	

Table 9. McBSP 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0190 0000	DRR1	Data receive register	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
0190 0004	DXR1	McBSP1 data transmit register	
0190 0008	SPCR1	McBSP1 serial port control register	
0190 000C	RCR1	McBSP1 receive control register	
0190 0010	XCR1	McBSP1 transmit control register	
0190 0014	SRGR1	McBSP1 sample rate generator register	
0190 0018	MCR1	McBSP1 multichannel control register	
0190 001C	RCER1	McBSP1 receive channel enable register	
0190 0020	XCER1	McBSP1 transmit channel enable register	
0190 0024	PCR1	McBSP1 pin control register	
0190 0028 – 0193 FFFF	-	Reserved	

peripheral register descriptions (continued)

Table 10. McBSP 2 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
01A4 0000	DRR2	McBSP2 data receive register	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
01A4 0004	DXR2	McBSP2 data transmit register	
01A4 0008	SPCR2	McBSP2 serial port control register	
01A4 000C	RCR2	McBSP2 receive control register	
01A4 0010	XCR2	McBSP2 transmit control register	
01A4 0014	SRGR2	McBSP2 sample rate generator register	
01A4 0018	MCR2	McBSP2 multichannel control register	
01A4 001C	RCER2	McBSP2 receive channel enable register	
01A4 0020	XCER2	McBSP2 transmit channel enable register	
01A4 0024	PCR2	McBSP2 pin control register	
01A4 0028 – 01A7 FFFF	-	Reserved	

Table 11. Timer 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0194 0000	CTL0	Timer 0 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0194 0004	PRD0	Timer 0 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0194 0008 CNT0		Timer 0 counter register	Contains the current value of the incrementing counter.
0194 000C - 0197 FFFF	_	Reserved	

Table 12. Timer 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0198 0000	CTL1	Timer 1 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0198 0004	PRD1	Timer 1 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0198 0008	CNT1	Timer 1 counter register	Contains the current value of the incrementing counter.
0198 000C - 019B FFFF	_	Reserved	

DMA synchronization events

The C6203B/C6203C DMA supports up to four independent programmable DMA channels, plus an auxiliary channel used for servicing the HPI module. The four main DMA channels can be read/write synchronized based on the events shown in Table 13. Selection of these events is done via the RSYNC and WSYNC fields in the Primary Control registers of the specific DMA channel. For more detailed information on the DMA module, associated channels, and event-synchronization, see the Direct Memory Access (DMA) Controller chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 13. TMS320C6203B/03C DMA Synchronization Events

DMA EVENT NUMBER (BINARY)	EVENT NAME	EVENT DESCRIPTION
00000	Reserved	Reserved
00001	TINT0	Timer 0 interrupt
00010	TINT1	Timer 1 interrupt
00011	SD_INT	EMIF SDRAM timer interrupt
00100	EXT_INT4	External interrupt pin 4
00101	EXT_INT5	External interrupt pin 5
00110	EXT_INT6	External interrupt pin 6
00111	EXT_INT7	External interrupt pin 7
01000	DMA_INT0	DMA channel 0 interrupt
01001	DMA_INT1	DMA channel 1 interrupt
01010	DMA_INT2	DMA channel 2 interrupt
01011	DMA_INT3	DMA channel 3 interrupt
01100	XEVT0	McBSP0 transmit event
01101	REVT0	McBSP0 receive event
01110	XEVT1	McBSP1 transmit event
01111	REVT1	McBSP1 receive event
10000	DSP_INT	Host processor-to-DSP interrupt
10001	XEVT2	McBSP2 transmit event
10010	REVT2	McBSP2 receive event
10011 – 11111	Reserved	Reserved. Not used.

interrupt sources and interrupt selector

The C62x DSP core supports 16 prioritized interrupts, which are listed in Table 14. The highest-priority interrupt is INT_00 (dedicated to RESET) while the lowest-priority interrupt is INT_15. The first four interrupts (INT_00-INT_03) are non-maskable and fixed. The remaining interrupts (INT_04-INT_15) are maskable and default to the interrupt source specified in Table 14. The interrupt source for interrupts 4–15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).


Table 14. C6203B/03C DSP Interrupts

CPU INTERRUPT NUMBER	INTERRUPT SELECTOR CONTROL REGISTER	SELECTOR VALUE (BINARY)	INTERRUPT EVENT	INTERRUPT SOURCE
INT_00 [†]	-	-	RESET	
INT_01 [†]	-	-	NMI	
INT_02 [†]	-	-	Reserved	Reserved. Do not use.
INT_03 [†]	-	-	Reserved	Reserved. Do not use.
INT_04 [‡]	MUXL[4:0]	00100	EXT_INT4	External interrupt pin 4
INT_05 [‡]	MUXL[9:5]	00101	EXT_INT5	External interrupt pin 5
INT_06 [‡]	MUXL[14:10]	00110	EXT_INT6	External interrupt pin 6
INT_07 [‡]	MUXL[20:16]	00111	EXT_INT7	External interrupt pin 7
INT_08 [‡]	MUXL[25:21]	01000	DMA_INT0	DMA channel 0 interrupt
INT_09 [‡]	MUXL[30:26]	01001	DMA_INT1	DMA channel 1 interrupt
INT_10 [‡]	MUXH[4:0]	00011	SD_INT	EMIF SDRAM timer interrupt
INT_11 [‡]	MUXH[9:5]	01010	DMA_INT2	DMA channel 2 interrupt
INT_12 [‡]	MUXH[14:10]	01011	DMA_INT3	DMA channel 3 interrupt
INT_13 [‡]	MUXH[20:16]	00000	DSP_INT	Host-processor-to-DSP interrupt
INT_14 [‡]	MUXH[25:21]	00001	TINT0	Timer 0 interrupt
INT_15 [‡]	MUXH[30:26]	00010	TINT1	Timer 1 interrupt
_	_	01100	XINT0	McBSP0 transmit interrupt
_	_	01101	RINT0	McBSP0 receive interrupt
_	-	01110	XINT1	McBSP1 transmit interrupt
_	-	01111	RINT1	McBSP1 receive interrupt
_	_	10000	Reserved	Reserved. Not used.
_	-	10001	XINT2	McBSP2 transmit interrupt
_	_	10010	RINT2	McBSP2 receive interrupt
_	-	10011 – 11111	Reserved	Reserved. Do not use.

[†] Interrupts INT_00 through INT_03 are non-maskable and fixed.

[‡] Interrupts INT_04 through INT_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. Table 14 shows the default interrupt sources for Interrupts INT_04 through INT_15. For more detailed information on interrupt sources and selection, see the Interrupt Selector and External Interrupts chapter of the TMS320C6000 Peripherals Reference Guide (literature number SPRU190).

signal groups description



[†]CLKMODE2 is NOT available on the GNZ package for the C6203C device.

Figure 2. CPU (DSP Core) Signals

signal groups description (continued)




Figure 3. Peripheral Signals



signal groups description (continued)




Figure 3. Peripheral Signals (Continued)

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

Signal Descriptions

	PIN	NO.			
SIGNAL NAME	GNZ	GLS/ GNY	TYPE†	DESCRIPTION	
	•		•	CLOCK/PLL	
CLKIN	C12	B10	I	Clock input	
CLKOUT1	AD20	Y18	0	Clock output at full device speed	
CLKOUT2	AC19	AB19	0	Clock output at half (1/2) of device speed • Used for synchronous memory interface	
CLKMODE0	B15	B12	I	Clock mode selects Selects what multiply factors of the input clock frequency the CPU frequency	
CLKMODE1	C11	A9	I	equals.	
CLKMODE2	-	A14	I	For more details on the GNZ, GLS, and GNY CLKMODE pins and the PLL multiply factors for the C6203B and C6203C devices, see the <i>Clock PLL</i> section of this data sheet.	
PLLV [‡]	D13	C11	Α§	PLL analog V _{CC} connection for the low-pass filter	
PLLG [‡]	D14	C12	Α§	PLL analog GND connection for the low-pass filter	
PLLF [‡]	C13	A11	Α§	PLL low-pass filter connection to external components and a bypass capacitor	
JTAG EMULATION					
TMS	AD7	Y5	I	JTAG test-port mode select (features an internal pullup)	
TDO	AE6	AA4	O/Z	JTAG test-port data out	
TDI	AF5	Y4	I	JTAG test-port data in (features an internal pullup)	
TCK	AE5	AB2	- 1	JTAG test-port clock	
TRST	AC7	AA3	- 1	JTAG test-port reset (features an internal pulldown)	
EMU1	AF6	AA5	I/O/Z	Emulation pin 1, pullup with a dedicated 20-kΩ resistor¶	
EMU0	AC8	AB4	I/O/Z	Emulation pin 0, pullup with a dedicated 20-kΩ resistor¶	
				RESET AND INTERRUPTS	
RESET	K2	J3	I	Device reset	
NMI	L2	K2	I	Nonmaskable interrupt • Edge-driven (rising edge)	
EXT_INT7	V4	U2		External interrupts	
EXT_INT6	Y2	U3] .	Edge-driven	
EXT_INT5	AA1	W1	j '	Polarity independently selected via the External Interrupt Polarity Register bits	
EXT_INT4	W4	V2		(EXTPOL.[3:0])	
IACK	Y1	V1	0	Interrupt acknowledge for all active interrupts serviced by the CPU	
INUM3	V2	R3]		
INUM2	U4	T1] _	Active interrupt identification number	
INUM1	V3	T2	0	Valid during IACK for all active interrupts (not just external) Encoding order follows the interrupt-service fetch-packet ordering	
INUM0	W2	T3		· ' ' '	

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

[‡] PLLV, PLLG, and PLLF are not part of external voltage supply or ground. See the *clock PLL* section for information on how to connect these pins. § A = Analog Signal (PLL Filter)

[¶] For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-k Ω resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-k Ω resistor.

OLONIA	PIN	I NO.		
SIGNAL NAME	GNZ	GLS/ GNY	TYPE [†]	DESCRIPTION
				POWER-DOWN STATUS
PD	AB2	Y2	0	Power-down modes 2 or 3 (active if high)
				EXPANSION BUS
XCLKIN	A9	C8	I	Expansion bus synchronous host interface clock input
XFCLK	В9	A8	0	Expansion bus FIFO interface clock output
XD31	D15	C13		
XD30	B16	A13		
XD29	A17	C14		
XD28	B17	B14		
XD27	D16	B15		
XD26	A18	C15		
XD25	B18	A15		
XD24	D17	B16		
XD23	C18	C16	1	Expansion bus data
XD22	A20	A17	1	Used for transfer of data, address, and control
XD21	D18	B17		Also controls initialization of DSP modes and expansion bus at reset [Note: For more information on pin control and boot configuration fields, see the Boot Modes
XD20	C19	C17	1	and Configuration chapter of the TMS320C6000 Peripherals Reference Guide (literature
XD19	A21	B18		number SPRU190)] XD[30:16]— XCE[3:0] memory type
XD18	D19	A19		
XD17	C20	C18		XD13 - XBLAST polarity
XD16	B21	B19	l	XD12 – XW/R polarity
XD15	A22	C19	I/O/Z	 XD11 – Asynchronous or synchronous host operation XD10 – Arbitration mode (internal or external)
XD14	D20	B20		XD9 - FIFO mode
XD13	B22	A21		XD8 – Little endian/big endian
XD12	E25	C21	1	XD7 - SCRT select XD[4:0] - Boot mode
XD11	F24	D20	1	
XD10	E26	B22	1	All other expansion bus data pins not listed should be pulled down.
XD9	F25	D21	1	For proper operation, XD7 must be pulled down with a 10-k Ω resistor. The board design should
XD8	G24	E20	1	be wired such that a pullup or pulldown resistor can be used on XD7 for future applications.
XD7	H23	E21	1	
XD6	F26	D22	1	
XD5	G25	F20	1	
XD4	J23	F21	1	
XD3	G26	E22		
XD2	H25	G20	1	
XD1	J24	G21	1	
XD0	K23	G22	1	

tau I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

	PIN	NO.		
SIGNAL NAME	GNZ	GLS/ GNY	TYPE	DESCRIPTION
	•		•	EXPANSION BUS (CONTINUED)
XCE3	F2	D2		
XCE2	E1	B1	0/7	Expansion bus I/O port memory space enables
XCE1	F3	D3	O/Z	 Enabled by bits 28, 29, and 30 of the word address Only one asserted during any I/O port data access
XCE0	E2	C2	1	
XBE3/XA5	C7	C5		
XBE2/XA4	D8	A4]	Expansion bus multiplexed byte-enable control/address signals
XBE1/XA3	A6	B5	I/O/Z	Act as byte-enable for host-port operation Act as address for I/O port operation
XBE0/XA2	C8	C6		
XOE	A7	A6	O/Z	Expansion bus I/O port output-enable
XRE	C9	C7	O/Z	Expansion bus I/O port read-enable
XWE/XWAIT	D10	В7	O/Z	Expansion bus I/O port write-enable and host-port wait signals
XCS	A10	C9	I	Expansion bus host-port chip-select input
XAS	D9	B6	I/O/Z	Expansion bus host-port address strobe
XCNTL	B10	В9	I	Expansion bus host control. XCNTL selects between expansion bus address or data register.
XW/R	D11	B8	I/O/Z	Expansion bus host-port write/read-enable. XW/R polarity is selected at reset.
XRDY	A5	C4	I/O/Z	Expansion bus host-port ready (active low) and I/O port ready (active high)
XBLAST	B6	B4	I/O/Z	Expansion bus host-port burst last-polarity selected at reset
XBOFF	B11	A10	I	Expansion bus back off
XHOLD	B5	A2	I/O/Z	Expansion bus hold request
XHOLDA	D7	В3	I/O/Z	Expansion bus hold acknowledge
		EN	NIF – CON	ITROL SIGNALS COMMON TO ALL TYPES OF MEMORY
CE3	AB25	Y21		
CE2	AA24	W20	0/7	Memory space enables
CE1	AB26	AA22	O/Z	 Enabled by bits 24 and 25 of the word address Only one asserted during any external data access
CE0	AA25	W21		, , , , , , , , , , , , , , , , , , , ,
BE3	Y24	V20		Byte-enable control
BE2	W23	V21]	Decoded from the two lowest bits of the internal address
BE1	AA26	W22	O/Z	Byte-write enables for most types of memory
BE0	Y25	U20		Can be directly connected to SDRAM read and write mask signal (SDQM)

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

CIONA	PIN	NO.				
SIGNAL NAME	GNZ	GLS/ GNY	TYPE†	DESCRIPTION		
	•			EMIF – ADDRESS		
EA21	J25	H20				
EA20	J26	H21				
EA19	L23	H22				
EA18	K25	J20				
EA17	L24	J21				
EA16	L25	K21				
EA15	M23	K20				
EA14	M24	K22				
EA13	M25	L21				
EA12	N23	L20		Estaval address (ward address)		
EA11	P24	L22	O/Z	External address (word address)		
EA10	P23	M20				
EA9	R25	M21]			
EA8	R24	N22				
EA7	R23	N20				
EA6	T25	N21				
EA5	T24	P21				
EA4	U25	P20	1			
EA3	T23	R22				
EA2	V26	R21				
				EMIF – DATA		
ED31	AD8	Y6				
ED30	AC9	AA6				
ED29	AF7	AB6				
ED28	AD9	Y7	1			
ED27	AC10	AA7]			
ED26	AE9	AB8]			
ED25	AF9	Y8]			
ED24	AC11	AA8]			
ED23	AE10	AA9] ,,,,,,-	Le. 11.		
ED22	AD11	Y9	I/O/Z	External data		
ED21	AE11	AB10	1			
ED20	AC12	Y10	1			
ED19	AD12	AA10	1			
ED18	AE12	AA11	1			
ED17	AC13	Y11	1			
ED16	AD14	AB12	1			
ED15	AC14	Y12	1			
ED14	AE15	AA12	1			

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

	DIN	NO		olgnal Descriptions (Continued)			
SIGNAL	PIN		TYPE†	DESCRIPTION			
NAME	GNZ	GLS/ GNY	ITPE	DESCRIPTION			
			l	EMIF – DATA (CONTINUED)			
ED13	AD15	AA13					
ED12	AC15	Y13					
ED11	AE16	AB13					
ED10	AD16	Y14					
ED9	AE17	AA14					
ED8	AC16	AA15					
ED7	AF18	Y15	l				
ED6	AE18	AB15	I/O/Z	External data			
ED5	AC17	AA16					
ED4	AD18	Y16					
ED3	AF20	AB17					
ED2	AC18	AA17					
ED1	AD19	Y17					
ED0	AF21	AA18					
	EMIF – ASYNCHRONOUS MEMORY CONTROL						
ARE	V24	T21	O/Z	Asynchronous memory read-enable			
AOE	V25	R20	O/Z	Asynchronous memory output-enable			
AWE	U23	T22	O/Z	Asynchronous memory write-enable			
ARDY	W25	T20	I	Asynchronous memory ready input			
	EMIF – SY	NCHRON	IOUS DRA	AM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL			
SDA10	AE21	AA19	O/Z	SDRAM address 10 (separate for deactivate command)			
SDCAS/SSADS	AE22	AB21	O/Z	SDRAM column-address strobe/SBSRAM address strobe			
SDRAS/SSOE	AF22	Y19	O/Z	SDRAM row-address strobe/SBSRAM output-enable			
SDWE/SSWE	AC20	AA20	O/Z	SDRAM write-enable/SBSRAM write-enable			
				EMIF – BUS ARBITRATION			
HOLD	Y26	V22	I	Hold request from the host			
HOLDA	V23	U21	0	Hold-request-acknowledge to the host			
				TIMER 0			
TOUT0	F1	D1	0	Timer 0 or general-purpose output			
TINP0	H4	E2	I	Timer 0 or general-purpose input			
	•		1	TIMER 1			
TOUT1	J4	F2	0	Timer 1 or general-purpose output			
TINP1	G2	F3	I	Timer 1 or general-purpose input			
	1		T	DMA ACTION COMPLETE STATUS			
DMAC3	Y3	V3					
DMAC2	AA2	W2	0	DMA action complete			
DMAC1	AB1	AA1		Shirt dollon complete			
DMAC0	AA3	W3					

 $[\]dagger$ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



010	PIN	NO.		
SIGNAL NAME	GNZ	GLS/ GNY	TYPE [†]	DESCRIPTION
			MULT	ICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)
CLKS0	M4	K3	I	External clock source (as opposed to internal)
CLKR0	M2	L2	I/O/Z	Receive clock
CLKX0	М3	K1	I/O/Z	Transmit clock
DR0	R2	M2	I	Receive data
DX0	P4	M3	O/Z	Transmit data
FSR0	N3	M1	I/O/Z	Receive frame sync
FSX0	N4	L3	I/O/Z	Transmit frame sync
			MULT	ICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)
CLKS1	G1	E1	I	External clock source (as opposed to internal)
CLKR1	J3	G2	I/O/Z	Receive clock
CLKX1	H2	G3	I/O/Z	Transmit clock
DR1	L4	H1	I	Receive data
DX1	J1	H2	O/Z	Transmit data
FSR1	J2	НЗ	I/O/Z	Receive frame sync
FSX1	K4	G1	I/O/Z	Transmit frame sync
			MULT	ICHANNEL BUFFERED SERIAL PORT 2 (McBSP2)
CLKS2	R3	N1	I	External clock source (as opposed to internal)
CLKR2	T2	N2	I/O/Z	Receive clock
CLKX2	R4	N3	I/O/Z	Transmit clock
DR2	V1	R2	I	Receive data
DX2	T4	R1	O/Z	Transmit data
FSR2	U2	P3	I/O/Z	Receive frame sync
FSX2	Т3	P2	I/O/Z	Transmit frame sync
	_			RESERVED FOR TEST
RSV0	L3	J2	I	Reserved for testing, pullup with a dedicated 20-k Ω resistor
RSV1	G3	E3	I	Reserved for testing, pullup with a dedicated 20-k Ω resistor
RSV2	A12	B11	I	Reserved for testing, pullup with a dedicated 20-k Ω resistor
RSV3	C15	B13	0	Reserved (leave unconnected, do not connect to power or ground)
RSV4	D12	C10	0	Reserved (leave unconnected, do not connect to power or ground)

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

	PIN	NO.		Signal Descriptions (Continued)	
SIGNAL NAME	GNZ	GLS/ GNY	TYPET	DESCRIPTION	
			-	SUPPLY VOLTAGE PINS	
	A11	А3			
	A16	A7			
	B7	A16			
	B8	A20			
	B19	D4			
	B20	D6			
	C6	D7			
	C10	D9			
	C14	D10			
	C17	D13			
	C21	D14			
	G4	D16			
	G23	D17			
	H3	D19			
	H24	F1			
	K3	F4			
	K24	F19			
	L1	F22			
	L26	G4			
DV_{DD}	N24	G19	S	3.3-V supply voltage (I/O)	
	P3	J4			
	T1	J19			
	T26	K4			
	U3	K19			
	U24	L1			
	W3	M22			
	W24	N4			
	Y4	N19			
	Y23	P4			
	AD6	P19			
	AD10	T4	T4 T19 U1 U4 U19 U22		
	AD13	T19			
	AD17	U1			
	AD21	U4			
	AE7	U19		9	
	AE8	U22			
	AE19	W4			
	AE20	W6			
	AF11	W7			

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

CIONAL	PIN	NO.		
SIGNAL NAME	GNZ	GLS/ GNY	TYPE	DESCRIPTION
				SUPPLY VOLTAGE PINS (CONTINUED)
	AF16	W9		
	_	W10		
	_	W13		
	_	W14		
	_	W16		
DVDD	_	W17	S	3.3-V supply voltage (I/O)
	_	W19		
	_	AB5		
	_	AB9		
	_	AB14		
	_	AB18		
	A1	E7		
	A2	E8		
	A3	E10		
	A24	E11		
	A25	E12		
	A26	E13		
	B1	E15		
	B2	E16		
	B3	F7		
	B24	F8		
	B25	F9		
	B26	F11	ļ	
	C1	F12		
	C2	F14	ļ	1.2-V supply voltage (core) (C6203C only)
CVDD	C3	F15	S	1.5-V supply voltage (core) (C6203B only) 1.7-V supply voltage (core) (C6203BGLS 1.7-V parts only)
	C4	F16		1.7-V Supply Voltage (core) (Cozusbolo 1.7-V parts only)
	C23	G5		
	C24	G6	-	
	C25	G17	4	
	C26	G18	4	
	D3	H5	4	
	D4	H6		
	D5	H17		
	D22	H18		
	D23	J6	-	
	D24	J17	-	
	E4	K5	-	
	E23	K18	-	
	AB4	L5		

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

	PIN NO.			Signal Descriptions (Continued)				
SIGNAL NAME	GNZ	GLS/ GNY	TYPE [†]	DESCRIPTION				
SUPPLY VOLTAGE PINS (CONTINUED)								
	AB23	L6						
	AC3	L17						
	AC4	L18						
	AC5	M5						
	AC22	M6						
	AC23	M17						
	AC24	M18						
	AD1	N5						
	AD2	N18						
	AD3	P6						
	AD4	P17						
	AD23	R5						
	AD24	R6						
	AD25	R17						
	AD26	R18						
	AE1	T5	S					
	AE2	T6		1.2-V supply voltage (core) (C6203C only) 1.5-V supply voltage (core) (C6203B only) 1.7-V supply voltage (core) (C6203BGLS 1.7-V parts only)				
CVDD	AE3	T17						
	AE24	T18						
	AE25	U7						
	AE26	U8						
	AF1	U9						
	AF2	U11						
	AF3	U12						
	AF24	U14						
	AF25	U15						
	AF26	U16						
	_	V7						
	_	V8						
		V10						
		V11						
		V12						
		V13						
		V15						
		V16	ODOLIND SING					
	A4	A1	I	GROUND PINS				
	A8	A1 A5	GND					
V_{SS}	A13	A12		Ground pins				
	A13	A12 A18	1					
	A14	A10						

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	PIN NO.						
SIGNAL NAME	GNZ	GLS/ GNY	TYPE†	DESCRIPTION			
GROUND PINS (CONTINUED)							
	A15	A22					
	A19	B2					
	A23	B21					
	B4	C1					
	B12	C3					
	B13	C20					
	B14	C22	1				
	B23	D5					
	C5	D8					
	C16	D11	1				
	C22	D12	1				
	D1	D15					
	D2	D18					
	D6	E4	1				
	D21	E5	1				
	D25	E6	1				
	D26	E9	1				
	E3	E14	1				
V_{SS}	E24	E17	GND	Ground pins			
	F4	E18	1				
	F23	E19	1				
	H1	F5					
	H26	F6					
	K1	F10					
	K26	F13					
	M1	F17					
	M26	F18					
	N1	H4					
	N2	H19					
	N25	J1					
	N26	J5					
	P1	J18					
	P2	J22					
	P25	K6					
	P26	K17					
	R1	L4					

	PIN NO.			Signal Descriptions (Continued)				
SIGNAL NAME	GNZ	GLS/ GNY	TYPET	DESCRIPTION				
	GROUND PINS (CONTINUED)							
	R26	L19						
	U1	M4						
	U26	M19						
	W1	N6						
	W26	N17						
	AA4	P1						
	AA23	P5						
	AB3	P18						
	AB24	P22						
	AC1	R4	GND					
	AC2	R19						
	AC6	U5						
	AC21	U6						
	AC25	U10						
	AC26	U13						
	AD5	U17						
	AD22	U18						
	AE4	V4						
VSS	AE13	V5		Ground pins				
	AE14	V6						
	AE23	V9						
	AF4	V14						
	AF8	V17						
	AF10	V18						
	AF12	V19						
	AF13	W5						
	AF14	W8						
	AF15	W11						
	AF17	W12						
	AF19	W15						
	AF23	W18						
	_	Y1						
	_	Y3						
	_	Y20						
	_	Y22						
	_	AA2						
	_	AA21						

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

Signal Descriptions (Continued)

SIGNAL NAME	PIN NO.					
	GNZ	GLS/ GNY	TYPE [†]	DESCRIPTION		
GROUND PINS (CONTINUED)						
	-	AB1	GND	Ground pins		
	_	AB3				
	_	AB7				
VSS	_	AB11				
	_	AB16				
	_	AB20				
	_	AB22				

[†] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio[™] Integrated Development Environment (IDE) including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320™ DSP family member devices, including documentation. See this document for further information on TMS320™ DSP documentation or any TMS320™ DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320™ DSP-related products from other companies in the industry. To receive TMS320™ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and select "Find Development Tools". For device-specific tools, under "Semiconductor Products" select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, DSP/BIOS, XDS, and TMS320 are trademarks of Texas Instruments.



SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification

esting.

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLS), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -300 is 300 MHz).


Figure 4 provides a legend for reading the complete device name for any member of the TMS320C6000™ DSP platform. For the C6203B/03C device orderable part numbers (P/Ns), see the Texas Instruments web site on the Worldwide web at http://www.ti.com URL, or contact the nearest TI field sales office, or authorized distributor.



device and development-support tool nomenclature (continued)

Table 15. TMS320C6203B and TMS320C6203C Device Part Numbers (P/Ns) and Ordering Information

DEVICE ORDERABLE P/N	DEVICE SPEED	CORE and I/0	O VOLTAGE	OPERATING CASE
DEVICE ORDERABLE P/N	DEVICE SPEED	CV _{DD} (CORE)	DV _{DD} (I/O)	TEMPERATURE RANGE
C6203B Rev. 2				
TMS320C6203BGLSH	250 MHz/2000 MIPS	1.5 V	3.3 V	0°C to 90°C
TMS32C6203BGLS173H	300 MHz/2400 MIPS	1.7 V	3.3 V	0°C to 90°C
TMS320C6203BGLS-3H	300 MHz/2400 MIPS	1.5 V	3.3 V	0°C to 90°C
C6203B Rev. 3				
TMS320C6203BGNY300	300 MHz/2400 MIPS	1.5 V	3.3 V	0°C to 90°C
TMS320C6203BGNY173	300 MHz/2000 MIPS	1.7 V	3.3 V	0°C to 90°C
TMS320C6203BGNY3E	300 MHz/2400 MIPS	1.5 V	3.3 V	0°C to 90°C
TMS320C6203BGNY173	250 MHz/2000 MIPS	1.5 V	3.3 V	0°C to 90°C
C6203C				
TMX320C6203CGNY	300 MHz/2400 MIPS	1.2 V	3.3 V	0°C to 90°C
TMX320C6203CGNZ	300 MHz/2400 MIPS	1.2 V	3.3 V	0°C to 90°C



†BGA = Ball Grid Array

Figure 4. TMS320C6000™ DSP Platform Device Nomenclature (Including TMS320C6203B and TMS320C6203C)

MicroStar BGA is a trademark of Texas Instruments.



SPRS086G – JANUARY 1999 – REVISED JANUARY 2002

documentation support

Extensive documentation supports all TMS320™ DSP family devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000™ DSP devices:

The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189) describes the C6000™ CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.

The TMS320C6000 Peripherals Reference Guide (literature number SPRU190) describes the functionality of the peripherals available on the C6000™ DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XBus), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The TMS320C6000 Technical Brief (literature number SPRU197) gives an introduction to the TMS320C62x™/TMS320C67x™ devices, associated development tools, and third-party support.

The How to Begin Development and Migrate Across the TMS320C6202/6202B/6203B/6204 DSPs application report (literature number SPRA603) describes the migration concerns and identifies the similarities and differences between the C6202, C6202B, C6203B, C6203C, and C6204 C6000™ DSP devices.

The tools support documentation is electronically available within the Code Composer Studio™ IDE. For a complete listing of the latest C6000™ DSP documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

TMS320C67x is a trademark of Texas Instruments



clock PLL


Most of the internal C6203B/03C clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.

To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5, and Table 17 through Table 19 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C6203B/03C device and the external clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section. Table 16 lists some examples of compatible CLKIN external clock sources:

COMPATIBLE PARTS FOR PART NUMBER MANUFACTURER EXTERNAL CLOCK SOURCES (CLKIN) JITO-2 Fox Electronix STA series, ST4100 series SaRonix Corporation Oscillators SG-636 Epson America 342 Corning Frequency Control PLL MK1711-S, ICS525-02 Integrated Circuit Systems

Table 16. Compatible CLKIN External Clock Sources




† The CLKMODE2 pin is not available for the C6203C GNZ package.

- NOTES: A. Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000TM DSP device as possible. Best performance is achieved with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown.
 - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
 - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.
 - D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.

Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode



clock PLL (continued)



† The CLKMODE2 pin is not available for the C6203C GNZ package.

- NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF to PLLG.
 - B. The 3.3-V supply for PLLV must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.

Figure 6. External PLL Circuitry for x1 (Bypass) PLL Mode Only

Table 17. TMS320C6203B GLS and C6203B/C6203C GNY Packages PLL Multiply and Bypass (x1) Options[†]

	GLS PACKAGE – 18 x 18 mm BGA [C6203B only] and GNY PACKAGE – 18 x 18 mm BGA [C6203B and C6203C]							
BIT	CLKMODE2	CLKMODE1	CLKMODE0	DEVICES AND PLL	CLOCK OPTIONS			
(PIN NO.)	(A14)	(A14) (A9)		C6203B (GLS, GNY)	C6203C (GNY)			
	0	0	0	Bypass (x1)	Bypass (x1)			
	0	0	1	x4	x4			
	0	1	0	x8	x8			
Mala	0	1	1	x10	x12			
Value	1	0	0	х6	х6			
	1	0	1	х9	x8			
	1	1	0	х7	х6			
	1	1	1	x11	x8			

[†]f(CPU Clock) = f(CLKIN) x (PLL mode)

Table 18. TMS320C6203C GNZ Package PLL Multiply and Bypass (x1) Options

	GNZ PACKAGE 27 x 27 mm BGA [C6203C only]								
BIT (PIN NO.)	CLKMODE2 (N/A) [‡]	CLKMODE1 (C11)	CLKMODE0 (B15)	DEVICES AND PLL CLOCK OPTIONS					
	N/A	0	0	Bypass (x1)					
Value		0	1	x4					
value		1	0	x8					
		1	1	x12					

[†]f(CPU Clock) = f(CLKIN) x (PLL mode)



[‡] The CLKMODE2 pin is *not* available (N/A) for the C6203C GNZ package.

clock PLL (continued)

Table 19. TMS320C6203B PLL Component Selection Table†

CLKMODE‡	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 [±1%] (Revision No.)	C1 [±10%] (Revision No.)	C2 [±10%] (Revision No.)	TYPICAL LOCK TIME (μs)
x4	32.5–75						
x6	21.7–50						
x7	18.6–42.9						
x8	16.3–37.5	130–300	65–150	60.4 Ω (1.x) 45.3 Ω (2.x, 3.x)	27 nF (1.x) 47 nF (2.x, 3.x)	560 pF (1.x) 10 pF (2.x, 3.x)	75
x9	14.4–33.3			10.0 22 (2.10, 0.10)	(2.17, 0.17)	10 p 1 (2.x, 0.x)	
x10	13–30						
x11	11.8–27.3						

Tunder some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

Table 20. TMS320C6203C PLL Component Selection Table[†]

CLKMODE‡	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 [±1%]§¶	C1 [±10%]§¶ C2 [±10%]§¶		TYPICAL LOCK TIME (μs)
x4	32–75						
x6	32–66.67	†	04.000	45.0.00.4.0	07.47.5	40.500 -5	75
x8	32–50	128–400	64–200	45.3–60.4 Ω	27–47 nF	10–560 pF	75
x12	32-33.33						

[†] Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

[‡] CLKMODE x1, x4, x6, x7, x8, x9, x10, and x11 apply to the GLS/GNY devices [C6203B only].

[‡] CLKMODE x1, x4, x6, x8, and x12 apply to the GNY device. The GNZ device is restricted to x1, x4, x8, and x12 multiply factors.

[§] The PLL component selection for the C6203C device is specified as a range because the C6203C device can use the same PLL components as the C6203B, C6202/02B, or C6204 devices.

[¶] For the C6203C device, the R1, C1, and C2 components are not required; however, for the benefit of being able to migrate between the C6203B C6202/02B, and C6204 devices, it is recommended that these components be installed.

TMS320C6203B, TMS320C6203C FIXED-POINT DIGITAL SIGNAL PROCESSORS

SPRS086G - JANUARY 1999 - REVISED JANUARY 2002

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.



absolute maximum ratings over operating case temperature ranges (unless otherwise noted)†

Supply voltage range, CV _{DD} (see Note 1)	– 0.3 V to 1.8 V
Supply voltage range, DV _{DD} (see Note 1)	0.3 V to 4 V
Input voltage range	0.3 V to 4 V
Output voltage range	0.3 V to 4 V
Operating case temperature ranges, T _C :(default)	0°C to 90°C
(A version)	–40°C to105°C
	65°C to 150°C
Temperature cycle range, (1000-cycle performance)	—40°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS

recommended operating conditions

			MIN	NOM	MAX	UNIT
	Supply voltage, Core	C6203C only	1.14	1.2	1.26	V
C∨DD	Supply voltage, Core	CCCCCR call	1.43	1.5	1.57	V
	Supply voltage, Core [‡]	C6203B only	1.65	1.7	1.75	V
DV_{DD}	Supply voltage, I/O		3.14	3.3	3.46	V
VSS	Supply ground		0	0	0	V
VIH	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
lOH	High-level output current				-8	mA
lOL	Low-level output current				8	mA
	On another a constant and the	Default	0	•	90	°C
TC	Operating case temperature	A version	-40		105	°C

^{\$} Supply voltage, Core for the C6203B 1.7 V devices which are identified in the orderable part number with a "17" following the device number and the package type identifiers.

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	DV _{DD} = MIN, I _{OH} = MAX	2.4			V
V_{OL}	Low-level output voltage	$DV_{DD} = MIN, I_{OL} = MAX$			0.6	V
lį	Input current§	$V_I = V_{SS}$ to DV_{DD}			±10	uA
loz	Off-state output current	$V_O = DV_{DD}$ or 0 V			±10	uA
	Outside control ODII - ODII - ODII	C6203B, CV _{DD} = NOM, CPU clock = 200 MHz		340		mΑ
I _{DD2V}	Supply current, CPU + CPU memory access¶	C6203C, CV _{DD} = NOM, CPU clock = 200 MHz		TBD		mΑ
		C6203B, CV _{DD} = NOM, CPU clock = 200 MHz		235		mA
I _{DD2V}	Supply current, peripherals¶	C6203C, CV _{DD} = NOM, CPU clock = 200 MHz		TBD		mΑ
	Outrath, surrout 1/Outland	C6203B, CV _{DD} = NOM, CPU clock = 200 MHz		45		mΑ
IDD3V	Supply current, I/O pins¶	C6203C, CV _{DD} = NOM, CPU clock = 200 MHz		TBD		mΑ
Ci	Input capacitance				10	pF
Co	Output capacitance				10	pF

[§] TMS and TDI are not included due to internal pullups. TRST is not included due to internal pulldown.

[¶] Measured with average activity (50% high / 50% low power). For more details on CPU, peripheral, and I/O activity, see the TMS320C6000 Power Consumption Summary application report (literature number SPRA486).



PARAMETER MEASUREMENT INFORMATION




Figure 7. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 8. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, and V_{OL} MAX and V_{OH} MIN for output clocks.




Figure 9. Rise and Fall Transition Time Voltage Reference Levels

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

timing parameters and board routing analysis


The timing parameter values specified in this data sheet do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences.

For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 21 and Figure 10).

Figure 10 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device.

Table 21. IBIS Timing Parameters Example (see Figure 10)

NO.	DESCRIPTION
1	Clock route delay
2	Minimum DSP hold time
3	Minimum DSP setup time
4	External device hold time requirement
5	External device setup time requirement
6	Control signal route delay
7	External device hold time
8	External device access time
9	DSP hold time requirement
10	DSP setup time requirement
11	Data route delay



[†] Control signals include data for Writes.

Figure 10. IBIS Input/Output Timings



[‡] Data signals are generated during Reads from an external device.

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN (PLL used)^{†‡§} (see Figure 11)

		C6203B-2	50	C6203B	-300	C6203C-	-300	
NO.		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1	t _C (CLKIN) Cycle time, CLKIN	4 * M		3.33 * M		3.33 * M		ns
2	tw(CLKINH) Pulse duration, CLKIN high	0.4C		0.4C		0.4C		ns
3	tw(CLKINL) Pulse duration, CLKIN low	0.4C		0.4C		0.4C		ns
4	t _{t(CLKIN)} Transition time, CLKIN		5		5		5	ns

 $[\]dagger$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

timing requirements for CLKIN [PLL bypassed (x1)]^{†¶} (see Figure 11)

		C6203B-250		C6203B-300		C6203C-300			
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1	tc(CLKIN)	Cycle time, CLKIN	4		3.33		TBD		ns
2	tw(CLKINH)	Pulse duration, CLKIN high	0.45C		0.45C		0.45C		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	0.45C		0.45C		0.45C		ns
4	t _t (CLKIN)	Transition time, CLKIN		0.6		0.6		0.6	ns

[†] The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[¶] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns. The maximum CLKIN cycle time in PLL bypass mode (x1) is 200 MHz.




Figure 11. CLKIN Timings

[‡]M = the PLL multiplier factor (x4, x6, x7, x8, x9, x10, or x11) for C6203B GLS and GNY only.

M = the PLL multiplier factor (x4, x8, or x12) for C6203C GNZ only. M = the PLL multiplier factor (x4, x6, x8, or x12) for C6203C GNY only. For more details on both devices, see the *Clock PLL* section of this data sheet.

[§] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

INPUT AND OUTPUT CLOCKS (CONTINUED)

timing requirements for XCLKIN[†] (see Figure 12)

NO.			C6203 C6203 C6203	B-300	UNIT
			MIN	MAX	
1	tc(XCLKIN)	Cycle time, XCLKIN	4P		ns
2	tw(XCLKINH)	Pulse duration, XCLKIN high	1.8P		ns
3	tw(XCLKINL)	Pulse duration, XCLKIN low	1.8P		ns

[†] P = 1/CPU clock frequency in nanoseconds (ns).




Figure 12. XCLKIN Timings

switching characteristics over recommended operating conditions for CLKOUT2^{‡§} (see Figure 13)

NO.		PARAMETER	C6203E C6203E C6203C	3-300	UNIT
			MIN	MAX	
1	tc(CKO2)	Cycle time, CLKOUT2	2P - 0.7	2P + 0.7	ns
2	tw(CKO2H)	Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	ns
3	tw(CKO2L)	Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	ns

[‡] For the C6203B device only, P = 1/CPU clock frequency in ns.

For the C6203C device only:

If the SCRT (XD7 pin) is pulled down (0) then, P = 1/CPU clock frequency in ns.

If the SCRT (XD7 pin) is pulled up (1) then, P = 2(1/CPU clock frequency in ns).

[§] The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.




Figure 13. CLKOUT2 Timings

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for XFCLK^{†‡} (see Figure 14)

NO.		PARAMETER	C6203 C6203 C6203	UNIT	
			MIN	MAX	
1	t _c (XFCK)	Cycle time, XFCLK	D * P – 0.7	D * P + 0.7	ns
2	tw(XFCKH)	Pulse duration, XFCLK high	(D/2) * P – 0.7	(D/2) * P + 0.7	ns
3	tw(XFCKL)	Pulse duration, XFCLK low	(D/2) * P - 0.7	(D/2) * P + 0.7	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns.

[‡]D = 8, 6, 4, or 2; FIFO clock divide ratio, user-programmable




Figure 14. XFCLK Timings

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles^{†‡§¶} (see Figure 15 – Figure 18)

NO.			C6203B-250 C6203B-300		C6203C-300		UNIT
			MIN	MAX	MIN	MAX	
3	^t su(EDV-AREH)	Setup time, EDx valid before ARE high	1		3		ns
4	th(AREH-EDV)	Hold time, EDx valid after ARE high	4.9		1		ns
6	t _{su} (ARDYH-AREL)	Setup time, ARDY high before ARE low	-[(RST - 3) * P - 6]		-[(RST - 3) * P - 6]		ns
7	^t h(AREL-ARDYH)	Hold time, ARDY high after ARE low	(RST – 3) * P + 2		(RST – 3) * P + 2		ns
9	t _{su} (ARDYL-AREL)	Setup time, ARDY low before ARE low	-[(RST - 3) * P - 6]		-[(RST - 3) * P - 6]		ns
10	^t h(AREL-ARDYL)	Hold time, ARDY low after ARE low	(RST – 3) * P + 2		(RST – 3) * P + 2		ns
11	^t w(ARDYH)	Pulse width, ARDY high	2P		2P		ns
15	tsu(ARDYH-AWEL)	Setup time, ARDY high before AWE low	-[(WST - 3) * P - 6]		-[(WST - 3) * P - 6]		ns
16	th(AWEL-ARDYH)	Hold time, ARDY high after AWE low	(WST – 3) * P + 2		(WST – 3) * P + 2		ns
18	tsu(ARDYL-AWEL)	Setup time, ARDY low before AWE low	-[(WST - 3) * P - 6]		-[(WST - 3) * P - 6]		ns
19	th(AWEL-ARDYL)	Hold time, ARDY low after AWE low	(WST – 3) * P + 2		(WST – 3) * P + 2		ns

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

[‡]RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

 $[\]S$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

[¶] The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.

ASYNCHRONOUS MEMORY TIMING (CONTINUED)

switching characteristics over recommended operating conditions for asynchronous memory cycles^{†‡§¶} (see Figure 15 – Figure 18)

NO.	Р	ARAMETER		03B-250 03B-300		C62	203C-300		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS*P-2			RS * P – 1			ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * P – 2			RH * P – 1			ns
5	tw(AREL)	Pulse width, ARE low		RST * P			RST * P		ns
8	^t d(ARDYH-AREH)	Delay time, ARDY high to ARE high	3P		4P + 5	3P		4P + 3	ns
12	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS * P – 3			WS * P – 1			ns
13	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH * P – 2			WH * P – 1			ns
14	tw(AWEL)	Pulse width, AWE low		WST * P			WST * P		ns
17	td(ARDYH-AWEH)	Delay time, ARDY high to AWE high	3P		4P + 5	3P		4P + 3	ns


[†]RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

 $^{^{\}ddagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

[§] The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.


¶ Select signals include: CEx, BE[3:0], EA[21:2], AOE; and for writes, include ED[31:0], with the exception that CEx can stay active for an additional 7P ns following the end of the cycle.

ASYNCHRONOUS MEMORY TIMING (CONTINUED)



[†] CEx stays active for seven minus the value of Read Hold cycles after the last access (DMA transfer or CPU access). For example, if read HOLD = 1, then CEx stays active for six more cycles. This does not affect performance, it merely reflects the EMIF's overhead.

Figure 15. Asynchronous Memory Read Timing (ARDY Not Used)




[†] CEx stays active for seven minus the value of Read Hold cycles after the last access (DMA transfer or CPU access). For example, if read HOLD = 1, then CEx stays active for six more cycles. This does not affect performance, it merely reflects the EMIF's overhead.

Figure 16. Asynchronous Memory Read Timing (ARDY Used)




ASYNCHRONOUS MEMORY TIMING (CONTINUED)



[†] If no write accesses are scheduled for the next cycle and write hold is set to 1 or greater, then CEx stays active for three cycles after the value of the programmed hold period. If write hold is set to 0, then CEx stays active for four more cycles. This does not affect performance, it merely reflects the EMIF's overhead.

Figure 17. Asynchronous Memory Write Timing (ARDY Not Used)



[†] If no write accesses are scheduled for the next cycle and write hold is set to 1 or greater, then CEx stays active for three cycles after the value of the programmed hold period. If write hold is set to 0, then CEx stays active for four more cycles. This does not affect performance, it merely reflects the EMIF's overhead.

Figure 18. Asynchronous Memory Write Timing (ARDY Used)



SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles for C6203B Rev. 2 (see Figure 19)

				RE\	<i>l</i> . 2		
NO.			C6203	3B-250	C6203	B-300	UNIT
			MIN	MAX	MIN	MAX	
7	t _{su} (EDV-CKO2H)	Setup time, read EDx valid before CLKOUT2 high	2.0		1.7		ns
8	th(CKO2H-EDV)	Hold time, read EDx valid after CLKOUT2 high	2.0		1.5		ns

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles for C6203B Rev. 2^{†‡} (see Figure 19 and Figure 20)

				RE	V. 2		
NO.		PARAMETER	C6203B	-250	C6203B	-300	UNIT
			MIN	MAX	MIN	MAX	
1	tosu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 0.8		P + 0.1		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P-3		P – 2.3		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P – 0.8		P + 0.1		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P-3		P – 2.3		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 0.8		P + 0.1		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P-3		P – 2.3		ns
9	tosu(ADSV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 0.8		P + 0.1		ns
10	toh(CKO2H-ADSV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P-3		P – 2.3		ns
11	tosu(OEV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 0.8		P + 0.1		ns
12	toh(CKO2H-OEV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P-3		P – 2.3		ns
13	tosu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 1.2		P + 0.1		ns
14	toh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P-3		P – 2.3		ns
15	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 0.8		P + 0.1		ns
16	toh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P-3		P – 2.3		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns. ‡ SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

timing requirements for synchronous-burst SRAM cycles for C6203B Rev. 3 (see Figure 19)

			REV. 3						
NO.			C6203BGNY	173-250	C6203BGNY C6203BGNY		C6203BGN (RELAX		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
7	t _{su} (EDV-CKO2H)	Setup time, read EDx valid before CLKOUT2 high	2.9		1.6		TBD		ns
8	th(CKO2H-EDV)	Hold time, read EDx valid after CLKOUT2 high	2.1		2.3		TBD		ns

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles for C6203B Rev. 3^{†‡} (see Figure 19 and Figure 20)

					REV. 3				
NO.	PARAI	METER	C6203BGNY1	73-250	C6203BGNY173-300 C6203BGNY300-300		C6203BGNY (RELAXI		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	^t osu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
2	^t oh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 3.4		P – 2.7		TBD		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
4	^t oh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 3.4		P – 2.7		TBD		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
6	^t oh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 3.4		P – 2.7		TBD		ns
9	tosu(ADSV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
10	^t oh(CKO2H-ADSV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 3.4		P – 2.7		TBD		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns. ‡ SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles for C6203B Rev. 3^{†‡} (see Figure 19 and Figure 20) (continued)

					REV. 3				
NO.	PARA	METER	C6203BGNY173-250		C6203BGNY173-300 C6203BGNY300-300		C6203BGNY3E-300 (RELAXED)		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
11	tosu(OEV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 1.7		P-1		TBD		ns
12	^t oh(CKO2H-OEV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 3.4		P – 2.7		TBD		ns
13	tosu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 2.3		P – 1.6		TBD		ns
14	^t oh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 3.2		P – 2.5		TBD		ns
15	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 1.7		P-1		TBD		ns
16	^t oh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 3.4	_	P – 2.7		TBD		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns. ‡ SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

timing requirements for synchronous-burst SRAM cycles for C6203C (see Figure 19)

			C62030	C-300	
NO.			MIN	MAX	UNIT
7	t _{su} (EDV-CKO2H)	Setup time, read EDx valid before CLKOUT2 high	1.6		ns
8	th(CKO2H-EDV)	Hold time, read EDx valid after CLKOUT2 high	2.3		ns


switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles for C6203C †‡ (see Figure 19 and Figure 20)

No		DADAMETED	C6203C-	300	
NO.		PARAMETER	MIN	MAX	UNIT
1	tosu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 1		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 2.7		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P – 1		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 2.7		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 1		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 2.7		ns
9	tosu(ADSV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 1		ns
10	toh(CKO2H-ADSV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 2.7		ns
11	tosu(OEV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 1		ns
12	toh(CKO2H-OEV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 2.7		ns
13	tosu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 1.6		ns
14	toh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 2.5		ns
15	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 1		ns
16	toh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 2.7		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns. ‡ SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.


[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)



† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 19. SBSRAM Read Timing



† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 20. SBSRAM Write Timing

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles for C6203B Rev. 2 (see Figure 21)

					V. 2		
NO.			C620	3B-250	C620	3B-300	UNIT
			MIN	MAX	MIN	MAX	
7	t _{su} (EDV-CKO2H)	Setup time, read EDx valid before CLKOUT2 high	1.2		0.5		ns
8	th(CKO2H-EDV)	Hold time, read EDx valid after CLKOUT2 high	2.7		2		ns

switching characteristics over recommended operating conditions for synchronous DRAM cycles for C6203B Rev. 2^{†‡} (see Figure 21–Figure 26)

				RE\	<i>l</i> . 2		
NO.		PARAMETER	C6203B	-250	C6203B	-300	UNIT
			MIN	MAX	MIN	MAX	
1	tosu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P - 0.9		P + 0.6		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 2.9		P – 1.8		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P - 0.9		P + 0.6		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 2.9		P – 1.8		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P - 0.9		P + 0.6		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 2.9		P – 1.8		ns
9	tosu(CASV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 0.9		P + 0.6		ns
10	toh(CKO2H-CASV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 2.9		P – 1.8		ns
11	tosu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 1.5		P + 0.6		ns
12	toh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 2.8		P – 1.8		ns
13	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 0.9		P + 0.6		ns
14	toh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 2.9		P – 1.8		ns
15	tosu(SDA10V-CKO2H)	Output setup time, SDA10 valid before CLKOUT2 high	P – 0.9		P + 0.6		ns
16	toh(CKO2H-SDA10IV)	Output hold time, SDA10 invalid after CLKOUT2 high	P – 2.9		P – 1.8		ns
17	tosu(RASV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 0.9		P + 0.6		ns
18	toh(CKO2H-RASV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 2.9		P – 1.8		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

^{\$\}frac{\text{FDCAS}\squaressans}{\text{SDRAS}\squaressans\text{SSOE}}, and \$\frac{\text{SDWE}}{\text{SDWE}}\text{operate as }\$\frac{\text{SDCAS}}{\text{SDRAS}}, \frac{\text{SDWE}}{\text{SDWE}}, \text{respectively, during SDRAM accesses.}

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS DRAM TIMING (CONTINUED)

timing requirements for synchronous DRAM cycles for C6203B Rev. 3 (see Figure 21)

					REV	. 3			
NO.			C6203BGN	Y173-250	C6203BGNY173-300 C6203BGNY3E-300 (RELAXED)			UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
7	tsu(EDV-CKO2H)	Setup time, read EDx valid before CLKOUT2 high	1.3		0		TBD		ns
8	^t h(CKO2H-EDV)	Hold time, read EDx valid after CLKOUT2 high	2.3		2.3		TBD		ns

switching characteristics over recommended operating conditions for synchronous DRAM cycles for C6203B Rev. 3^{†‡} (see Figure 21–Figure 26)

			REV. 3						
NO.	PARAME	PARAMETER		73-250	C6203BGNY173-300 C6203BGNY300-300		C6203BGNY3E-300 (RELAXED)		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	^t osu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
2	^t oh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P-3		P – 2.3		TBD		ns
3	tosu(BEV-CKO2H)	Outp <u>ut se</u> tup time, BEx valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P-3		P – 1		TBD		ns
5	^t osu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P-3		P – 2.3		TBD		ns
9	^t osu(CASV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

^{\$\}frac{1}{5}\text{SDCAS/SSADS}, \text{SDRAS/SSOE}, and \text{SDWE/SSWE} operate as \text{SDCAS, \text{SDRAS}, and \text{SDWE, respectively, during SDRAM accesses.}}

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

switching characteristics over recommended operating conditions for synchronous DRAM cycles for C6203B Rev. 3^{†‡} (see Figure 21–Figure 26) (continued)

					REV. 3	3			
NO.	PARAME	TER	C6203BGNY1	73-250	C6203BGNY1 C6203BGNY3	73-300 800-300	C6203BGNY (RELAXI		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
10	[†] oh(CKO2H-CASV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P-3		P – 2.3		TBD		ns
11	^t osu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 2.3		P – 1.6		TBD		ns
12	^t oh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 2.7		P – 2		TBD		ns
13	^t osu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
14	^t oh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P-3		P – 2.3		TBD		ns
15	^t osu(SDA10V-CKO2H)	Output setup time, SDA10 valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
16	^t oh(CKO2H-SDA10IV)	Output hold time, SDA10 invalid after CLKOUT2 high	P-3		P – 2.3		TBD		ns
17	^t osu(RASV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 1.7		P – 1		TBD		ns
18	^t oh(CKO2H-RASV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P-3		P – 2.3		TBD		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.



^{\$\}frac{1}{5}\text{SDCAS/SSADS}, \text{SDRAS/SSOE}, and \text{SDWE/SSWE} operate as \text{SDCAS}, \text{SDRAS}, and \text{SDWE}, respectively, during SDRAM accesses.

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS DRAM TIMING (CONTINUED)

timing requirements for synchronous DRAM cycles for C6203C (see Figure 21)

No		C6203C-300	
NO.		MIN MAX	UNIT
7	t _{su(EDV-CKO2H)} Setup time, read EDx valid before CLKOUT2 high	0	ns
8	th(CKO2H-EDV) Hold time, read EDx valid after CLKOUT2 high	2.3	ns


switching characteristics over recommended operating conditions for synchronous DRAM cycles for C6203C^{†‡} (see Figure 21–Figure 26)

		DADAMETER	C6203C-	300	LINUT
NO.		PARAMETER	MIN	MAX	UNIT
1	tosu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 1		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 2.3		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P – 1		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 2.3		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 1		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 2.3		ns
9	tosu(CASV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 1		ns
10	toh(CKO2H-CASV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 2.3		ns
11	tosu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 1.6		ns
12	toh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 2		ns
13	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 1		ns
14	toh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 2.3		ns
15	tosu(SDA10V-CKO2H)	Output setup time, SDA10 valid before CLKOUT2 high	P – 1		ns
16	toh(CKO2H-SDA10IV)	Output hold time, SDA10 invalid after CLKOUT2 high	P – 2.3		ns
17	tosu(RASV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 1		ns
18	toh(CKO2H-RASV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 2.3		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.


[‡] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.



† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.


Figure 21. Three SDRAM READ Commands



 $\label{eq:sdecay} \verb|^{\dagger} \overline{\texttt{SDCAS}} \overline{\texttt{SSADS}}, \overline{\texttt{SDRAS}} \overline{\texttt{SSOE}}, \text{ and } \overline{\texttt{SDWE}} \overline{\texttt{SSWE}} \text{ operate as } \overline{\texttt{SDCAS}}, \overline{\texttt{SDRAS}}, \text{ and } \overline{\texttt{SDWE}}, \text{ respectively, during SDRAM accesses.}$


Figure 22. Three SDRAM WRT Commands





[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.


Figure 23. SDRAM ACTV Command



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.


Figure 24. SDRAM DCAB Command





† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 25. SDRAM REFR Command



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 26. SDRAM MRS Command



HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles[†] (see Figure 27)

NO.		C6203	C6203B-250 C6203B-300 C6203C-300	
		MIN	MAX	
3	toh(HOLDAL-HOLDL) Output hold time, HOLD low after HOLDA low	Р		ns


 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles^{†‡} (see Figure 27)

NO.		PARAMETER	C6203B-250 C6203B-300 C6203C-300		UNIT
		MIN	MAX		
1	^t d(HOLDL-EMHZ)	Delay time, HOLD low to EMIF Bus high impedance	3P	§	ns
2	^t d(EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2P	ns
4	^t d(HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	3P	7P	ns
5	^t d(EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	0	2P	ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

[§] All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst case for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



† EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

Figure 27. HOLD/HOLDA Timing

[‡] EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

RESET TIMING

timing requirements for reset[†] (see Figure 28)

NO.			C6203I C6203I C6203C	3-300	UNIT
			MIN	MAX	
	1 + (0.00)	Width of the RESET pulse (PLL stable)‡	10P		ns
1		Width of the RESET pulse (PLL needs to sync up)§	250		μs
10	t _{su(XD)}	Setup time, XD configuration bits valid before RESET high¶	5P		ns
11	^t h(XD)	Hold time, XD configuration bits valid after RESET high ¶	5P		ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

switching characteristics over recommended operating conditions during reset^{†#} (see Figure 28)

NO.		PARAMETER				
			MIN	MAX		
2	td(RSTL-CKO2IV)	Delay time, RESET low to CLKOUT2 invalid	Р		ns	
3	td(RSTH-CKO2V)	Delay time, RESET high to CLKOUT2 valid		4P	ns	
4	td(RSTL-HIGHIV)	Delay time, RESET low to high group invalid	Р		ns	
5	td(RSTH-HIGHV)	Delay time, RESET high to high group valid		4P	ns	
6	td(RSTL-LOWIV)	Delay time, RESET low to low group invalid	Р		ns	
7	t _d (RSTH-LOWV)	Delay time, RESET high to low group valid		4P	ns	
8	td(RSTL-ZHZ)	Delay time, RESET low to Z group high impedance	Р		ns	
9	^t d(RSTH-ZV)	Delay time, RESET high to Z group valid		4P	ns	

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

High group consists of: XFCLK, HOLDA

Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1

Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, SDA10, CLKX0, CLKX1, CLKX2, FSX0, FSX1, FSX2, DX0, DX1, DX2, CLKR0, CLKR1, CLKR2, FSR0, FSR1,

FSR2, XCE[3:0], XBE[3:0]/XA[5:2], XOE, XRE, XWE/XWAIT, XAS, XW/R, XRDY, XBLAST, XHOLD,

and XHOLDA




[‡] This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL are stable for C6203B. And applies to CLKMODE x4, x6, x8, and x12 when CLKIN and PLL are stable for C6203C.

[§] This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only (it does not apply to CLKMODE x1) for C6203B. This parameter applies to CLKMODE x4, x6, x8, and x12 only (it does not apply to CLKMODE x1) for C6203C. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the Clock PLL section for PLL lock times.

[¶] XD[31:0] are the boot configuration pins during device reset.

RESET TIMING (CONTINUED)



† High group consists of:

XFCLK, HOLDA

Low group consists of: Z group consists of:

and XHOLDA.

Figure 28. Reset Timing

[‡] XD[31:0] are the boot configuration pins during device reset.

EXTERNAL INTERRUPT TIMING

timing requirements for interrupt response cycles[†] (see Figure 29)

NO.		C6203I C6203I C6203	UNIT	
		MIN	MAX	
2	t _W (ILOW) Width of the interrupt pulse low	2P		ns
3	t _W (IHIGH) Width of the interrupt pulse high	2P		ns

 $[\]overline{\mathsf{TP}} = 1/\mathsf{CPU}$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

switching characteristics over recommended operating conditions during interrupt response cycles^{†‡} (see Figure 29)

NO.		DADAMETED		C6203B-250 C6203B-300 C6203C-300	
		MIN	MAX]	
1	^t R(EINTH – IACKH)	Response time, EXT_INTx high to IACK high	9P		ns
4	td(CKO2L-IACKV)	Delay time, CLKOUT2 low to IACK valid	-1.5	10	ns
5	td(CKO2L-INUMV)	Delay time, CLKOUT2 low to INUMx valid	-2.0	10	ns
6	td(CKO2L-INUMIV)	Delay time, CLKOUT2 low to INUMx invalid	-2.0	10	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.

[‡] When CLKOUT2 is in half (1/2) mode (see CLKOUT2 in *Signal Descriptions* table), timings are based on falling edges (C6203B and C6203C). When CLKOUT2 is in quarter (1/4) mode (see CLKOUT2 in *Signal Descriptions* table), timings are based on rising or falling edges (C6203C only).




Figure 29. Interrupt Timing

EXPANSION BUS SYNCHRONOUS FIFO TIMING

timing requirements for synchronous FIFO interface (see Figure 30, Figure 31, and Figure 32)


NO.				B-250 B-300	C6203C-300		UNIT
			MIN	MAX	MIN	MAX	
5	t _{su(XDV-XFCKH)}	Setup time, read XDx valid before XFCLK high	3		2.5		ns
6	th(XFCKH-XDV)	Hold time, read XDx valid after XFCLK high	2.5		2		ns

switching characteristics over recommended operating conditions for synchronous FIFO interface (see Figure 30, Figure 31, and Figure 32)

NO.	PARAMETER			C6203B-250 C6203B-300 C6203C-300	
			MIN	MAX	
1	td(XFCKH-XCEV)	Delay time, XFCLK high to XCEx valid	1.5	4.5	ns
2	td(XFCKH-XAV)	Delay time, XFCLK high to XBE[3:0]/XA[5:2] valid [†]	1.5	4.5	ns
3	td(XFCKH-XOEV)	Delay time, XFCLK high to XOE valid	1.5	4.5	ns
4	td(XFCKH-XREV)	Delay time, XFCLK high to XRE valid	1.5	4.5	ns
7	td(XFCKH-XWEV)	Delay time, XFCLK high to XWE/XWAIT valid	1.5	4.5	ns
8	td(XFCKH-XDV)	Delay time, XFCLK high to XDx valid		4.5	ns
9	td(XFCKH-XDIV)	Delay time, XFCLK high to XDx invalid	1.5		ns

[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.

[‡] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.




[†] FIFO read (glueless) mode only available in XCE3.

Figure 30. FIFO Read Timing (Glueless Read Mode)

[‡] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.


[§] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.

EXPANSION BUS SYNCHRONOUS FIFO TIMING (CONTINUED)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.

Figure 31. FIFO Read Timing



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.

Figure 32. FIFO Write Timing

[‡] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.

[‡] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING

timing requirements for asynchronous peripheral cycles^{†‡§¶} (see Figure 33–Figure 36)

NO.			C6203B-250 C6203B-300		C6203C-300	UNIT	
			MIN	MAX	MIN	MAX	
3	^t su(XDV-XREH)	Setup time, XDx valid before XRE high	4.5		3		ns
4	th(XREH-XDV)	Hold time, XDx valid after XRE high	2.5		1		ns
6	^t su(XRDYH-XREL)	Setup time, XRDY high before $\overline{\text{XRE}}$ low	-[(RST - 3) * P - 6]		-[(RST - 3) * P - 6]		ns
7	th(XREL-XRDYH)	Hold time, XRDY high after XRE low	(RST – 3) * P + 2		(RST – 3) * P + 2		ns
9	^t su(XRDYL-XREL)	Setup time, XRDY low before XRE low	-[(RST - 3) * P - 6]		-[(RST - 3) * P - 6]		ns
10	th(XREL-XRDYL)	Hold time, XRDY low after XRE low	(RST – 3) * P + 2		(RST – 3) * P + 2		ns
11	tw(XRDYH)	Pulse width, XRDY high	2P		2P		ns
15	^t su(XRDYH-XWEL)	Setup time, XRDY high before XWE low	-[(WST - 3) * P - 6]		-[(WST - 3) * P - 6]		ns
16	th(XWEL-XRDYH)	Hold time, XRDY high after XWE low	(WST - 3) * P + 2		(WST – 3) * P + 2		ns
18	^t su(XRDYL-XWEL)	Setup time, XRDY low before XWE low	-[(WST - 3) * P - 6]		-[(WST - 3) * P - 6]		ns
19	th(XWEL-XRDYL)	Hold time, XRDY low after XWE low	(WST - 3) * P + 2		(WST - 3) * P + 2		ns

[†] To ensure data setup time, simply program the strobe width wide enough. XRDY is internally synchronized. If XRDY does meet setup or hold itime, it may be recognized in the current cycle or the next cycle. Thus, XRDY can be an asynchronous input.

RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the XBUS XCE space control registers.

 $[\]S$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[¶] The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use XRDY input to extend strobe width.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING (CONTINUED)

switching characteristics over recommended operating conditions for asynchronous peripheral cycles†‡§¶ (see Figure 33–Figure 36)

NO.	PARAMETER		C6203B-250 C6203B-300			C6203C-300			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
1	tosu(SELV-XREL)	Output setup time, select signals valid to XRE low	RS * P – 2			RS * P – 1			ns
2	toh(XREH-SELIV)	Output hold time, XRE low to select signals invalid	RH * P – 2			RH * P – 1			ns
5	tw(XREL)	Pulse width, XRE low		RST * P			RST * P		ns
8	td(XRDYH-XREH)	Delay time, XRDY high to XRE high	3P		4P + 5	3P		4P + 3	ns
12	tosu(SELV-XWEL)	Output setup time, select signals valid to XWE low	WS * P – 3			WS * P – 1			ns
13	toh(XWEH-SELIV)	Output hold time, XWE low to select signals invalid	WH * P – 2			WH * P – 1			ns
14	t _w (XWEL)	Pulse width, XWE low		WST * P			WST * P		ns
17	td(XRDYH-XWEH)	Delay time, XRDY high to XWE high	3P		4P + 5	3P		4P + 3	ns


[†] RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the XBUS XCE space control registers.

 $[\]ddagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[§] The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use XRDY input to extend strobe width.


Select signals include: XCEx, XBE[3:0]/XA[5:2], XOE; and for writes, include XD[31:0], with the exception that XCEx can stay active for an additional 7P ns following the end of the cycle.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING (CONTINUED)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

Figure 33. Expansion Bus Asynchronous Peripheral Read Timing (XRDY Not Used)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

Figure 34. Expansion Bus Asynchronous Peripheral Read Timing (XRDY Used)


[‡] XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

[§] XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

[‡] XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.


[§] XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING (CONTINUED)



- $\uparrow \overline{\text{XBE}[3:0]}/\text{XA}[5:2]$ operate as address signals $\text{XA}[\underline{5:2}]$ during expansion bus asynchronous peripheral accesses.
- ‡ XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.
- § XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

Figure 35. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Not Used)



- † XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.
- \$\frac{1}{XWE/XWAIT}\$ operates as the write-enable signal \$\frac{XWE}{XWE}\$ during expansion bus asynchronous peripheral accesses.
- § XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

Figure 36. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Used)

EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING

timing requirements with external device as bus master (see Figure 37 and Figure 38)

			RE	V. 2	RE	V. 3			
NO.				3B-250 3B-300		3B-250 3B-300	C620	3C-300	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	t _{su(XCSV-XCKIH)}	Setup time, XCS valid before XCLKIN high	3.5		3.5		4		ns
2	th(XCKIH-XCS)	Hold time, XCS valid after XCLKIN high	2.8		2.8		2.3		ns
3	t _{su(XAS-XCKIH)}	Setup time, XAS valid before XCLKIN high	3.5		3.5		4		ns
4	th(XCKIH-XAS)	Hold time, XAS valid after XCLKIN high	2.8		2.8		2.3		ns
5	tsu(XCTL-XCKIH)	Setup time, XCNTL valid before XCLKIN high	3.5		3.5		4		ns
6	th(XCKIH-XCTL)	Hold time, XCNTL valid after XCLKIN high	2.8		2.8		2.3		ns
7	t _{su(XWR-XCKIH)}	Setup time, XW/R valid before XCLKIN high†	3.5		3.5		4		ns
8	th(XCKIH-XWR)	Hold time, XW/R valid after XCLKIN high [†]	2.8		2.8		2.3		ns
9	t _{su} (XBLTV-XCKIH)	Setup time, XBLAST valid before XCLKIN high [‡]	3.5		3.5		4		ns
10	th(XCKIH-XBLTV)	Hold time, XBLAST valid after XCLKIN high‡	2.8		2.8		2.3		ns
16	t _{su(XBEV-XCKIH)}	Setup time, XBE[3:0]/XA[5:2] valid before XCLKIN high§	3.5		3.5		4		ns
17	th(XCKIH-XBEV)	Hold time, XBE[3:0]/XA[5:2] valid after XCLKIN high§	2.8		2.8		2.3		ns
18	t _{su(XD-XCKIH)}	Setup time, XDx valid before XCLKIN high	3.5		3.5		4		ns
19	th(XCKIH-XD)	Hold time, XDx valid after XCLKIN high	2.8		2.8		2.3		ns

[†]XW/R input/output polarity selected at boot.

switching characteristics over recommended operating conditions with external device as bus master¶ (see Figure 37 and Figure 38)

			R	EV. 2	RE	V. 3			
NO.	PARAMETER			3B-250 3B-300		3B-250 3B-300	C620	3C-300	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
11	td(XCKIH-XDLZ)	Delay time, XCLKIN high to XDx low impedance	0		0		0		ns
12	td(XCKIH-XDV)	Delay time, XCLKIN high to XDx valid		16.5		4P – 0.5		4P – 0.5	ns
13	td(XCKIH-XDIV)	Delay time, XCLKIN high to XDx invalid	5		3		3		ns
14	td(XCKIH-XDHZ)	Delay time, XCLKIN high to XDx high impedance		4P		4P		4P	ns
15	td(XCKIH-XRY)	Delay time, XCLKIN high to XRDY invalid#	5	16.5	3	4P – 0.5	3	4P – 0.5	ns
20	td(XCKIH-XRYLZ)	Delay time, XCLKIN high to XRDY low impedance	5	16.5	3	4P – 0.5	3	4P – 0.5	ns
21	^t d(XCKIH-XRYHZ)	Delay time, XCLKIN high to XRDY high impedance#	2P + 5	3P + 16.5	2P + 3	7P – 0.5	2P + 3	7P – 0.5	ns


 $[\]overline{\P P} = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[#] XRDY operates as active-low ready input/output during host-port accesses.



[‡]XBLAST input polarity selected at boot

^{\$\}frac{\text{XBE[3:0]}}{\text{XBE[3:0]}} \text{Ad[5:2] operate as byte-enables \frac{\text{XBE[3:0]}}{\text{during host-port accesses.}}



[†] XW/R input/output polarity selected at boot_


Figure 37. External Host as Bus Master—Read

[‡] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[§] XBLAST input polarity selected at boot

[¶]XRDY operates as active-low ready input/output during host-port accesses.

EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING (CONTINUED)



[†]XW/R input/output polarity selected at boot

Figure 38. External Host as Bus Master—Write

[‡] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[§] XBLAST input polarity selected at boot

 $[\]P$ XRDY operates as active-low ready input/output during host-port accesses.

EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING (CONTINUED)

timing requirements with C62x™ as bus master (see Figure 39, Figure 40, and Figure 41)

			RE	V. 2	RE	V. 3			
NO.				C6203B-250 C6203B-300		3B-250 3B-300	C620	3C-300	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
9	tsu(XDV-XCKIH)	Setup time, XDx valid before XCLKIN high	3.5		3.5		4		ns
10	th(XCKIH-XDV)	Hold time, XDx valid after XCLKIN high	2.8		2.8		2.3		ns
11	t _{su(XRY-XCKIH)}	Setup time, XRDY valid before XCLKIN high [†]	3.5		3.5		4		ns
12	th(XCKIH-XRY)	Hold time, XRDY valid after XCLKIN high [†]	2.8		2.8		2.3		ns
14	t _{su} (XBFF-XCKIH)	Setup time, XBOFF valid before XCLKIN high	3.5		3.5		4		ns
15	th(XCKIH-XBFF)	Hold time, XBOFF valid after XCLKIN high	2.8		2.8		2.3	•	ns

[†] XRDY operates as active-low ready input/output during host-port accesses.

switching characteristics over recommended operating conditions with C62x™ as bus master[‡] (see Figure 39, Figure 40, and Figure 41)

			RE	<i>l</i> . 2	RI	EV. 3			
NO.	PARAMETER		C6203B-250 C6203B-300		C6203B-250 C6203B-300		C6:	203C-300	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	td(XCKIH-XASV)	Delay time, XCLKIN high to XAS valid	5	16.5	3	4P – 0.5	3	4P – 0.5	ns
2	td(XCKIH-XWRV)	Delay time, XCLKIN high to XW/R valid§	5	16.5	3	4P – 0.5	3	4P – 0.5	ns
3	td(XCKIH-XBLTV)	Delay time, XCLKIN high to XBLAST valid \P	5	16.5	3	4P – 0.5	3	4P – 0.5	ns
4	t _d (XCKIH-XBEV)	Delay time, XCLKIN high to XBE[3:0]/XA[5:2] valid#	5	16.5	3	4P – 0.5	3	4P – 0.5	ns
5	^t d(XCKIH-XDLZ)	Delay time, XCLKIN high to XDx low impedance	0		0		0		ns
6	td(XCKIH-XDV)	Delay time, XCLKIN high to XDx valid		16.5		4P – 0.5		4P – 0.5	ns
7	td(XCKIH-XDIV)	Delay time, XCLKIN high to XDx invalid	5		3		3		ns
8	td(XCKIH-XDHZ)	Delay time, XCLKIN high to XDx high impedance		4P		4P		4P	ns
13	td(XCKIH-XWTV)	Delay time, XCLKIN high to XWE/XWAIT valid	5	16.5	3	4P – 0.5	3	4P – 0.5	ns


 $^{^{\}ddagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[§] XW/R input/output polarity selected at boot.


[¶]XBLAST output polarity is always active low.

[#]XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

XWE/XWAIT operates as XWAIT output signal during host-port accesses.



- †XW/R input/output polarity selected at boot
- ‡ XBLAST output polarity is always active low.
- § XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.
- ¶XWE/XWAIT operates as XWAIT output signal during host-port accesses.



- [†] XW/R input/output polarity selected at boot
- ‡XBLAST output polarity is always active low.
- § XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses. ¶ XWE/XWAIT operates as XWAIT output signal during host-port accesses.

Figure 40. C62x[™] as Bus Master—Write



EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING (CONTINUED) XCLKIN XAS xw/R† XW/R† XBLAST‡ XBE[3:0]/XA[5:2]§ Addr XD[31:0] XRDY **XBOFF** XHOLD¶ **XHOLDA**¶ XHOLD#

XHOLDA#

Figure 41. C62x[™] as Bus Master—BOFF Operation

[†]XW/R input/output polarity selected at boot

[‡]XBLAST output polarity is always active low.

[§] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[¶] Internal arbiter enabled

[#] External arbiter enabled

This diagram illustrates XBOFF timing. Bus arbitration timing is shown in Figure 44 and Figure 45.

EXPANSION BUS ASYNCHRONOUS HOST-PORT TIMING

timing requirements with external device as asynchronous bus master[†] (see Figure 42 and Figure 43)

NO.			C6203 C6203		C6203	UNIT	
			MIN	MAX	MIN	MAX	
1	tw(XCSL)	Pulse duration, XCS low	4P		4P		ns
2	tw(XCSH)	Pulse duration, XCS high	4P		4P		ns
3	t _{su(XSEL-XCSL)}	Setup time, expansion bus select signals \ddagger valid before $\overline{\text{XCS}}$ low	1		2		ns
4	th(XCSL-XSEL)	Hold time, expansion bus select signals‡ valid after XCS low	3.4		2		ns
10	th(XRYL-XCSL)	Hold time, XCS low after XRDY low	P + 1.5		Р		ns
11	t _{su(XBEV-XCSH)}	Setup time, XBE[3:0]/XA[5:2] valid before XCS high§	1		2		ns
12	th(XCSH-XBEV)	Hold time, XBE[3:0]/XA[5:2] valid after XCS high§	3		2		ns
13	t _{su(XDV-XCSH)}	Setup time, XDx valid before XCS high	1		2		ns
14	th(XCSH-XDV)	Hold time, XDx valid after XCS high	3		2	•	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions with external device as asynchronous bus master[†] (see Figure 42 and Figure 43)


6 t ₀ 7 t ₀		PARAMETER C6203B-250 C6203B-300				C6203C-300		
			MIN	MAX	MIN	MAX		
5	td(XCSL-XDLZ)	Delay time, XCS low to XDx low impedance	0		0		ns	
6	td(XCSH-XDIV)	Delay time, XCS high to XDx invalid	0	12	0	12	ns	
7	td(XCSH-XDHZ)	Delay time, XCS high to XDx high impedance		4P		4P	ns	
8	td(XRYL-XDV)	Delay time, XRDY low to XDx valid	-4	1	0	4	ns	
9	td(XCSH-XRYH)	Delay time, XCS high to XRDY high	0	12	0	12	ns	

 $[\]overline{\dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[‡] Expansion bus select signals include XCNTL and XR/W.


[§] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

EXPANSION BUS ASYNCHRONOUS HOST-PORT TIMING (CONTINUED)



[†] $\overline{XBE[3:0]}/XA[5:2]$ operate as byte-enables $\overline{XBE[3:0]}$ during host-port accesses.

Figure 42. External Device as Asynchronous Master—Read



[†] $\overline{XBE[3:0]}/XA[5:2]$ operate as byte-enables $\overline{XBE[3:0]}$ during host-port accesses.

Figure 43. External Device as Asynchronous Master—Write

[‡]XW/R input/output polarity selected at boot

[‡]XW/R input/output polarity selected at boot

XHOLD/XHOLDA TIMING

timing requirements for expansion bus arbitration (internal arbiter enabled)[†] (see Figure 44)

NO.			C6203 C6203 C6203 MIN	B-300	UNIT
3	toh(XHDAH-XHDH)	Output hold time, XHOLD high after XHOLDA high	Р		ns


 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for expansion bus arbitration (internal arbiter enabled)^{†‡} (see Figure 44)

NO.		PARAMETER	C6203 C6203 C6203	B-300	UNIT
			MIN	MAX	
1	td(XHDH-XBHZ)	Delay time, XHOLD high to XBus high impedance	3P	§	ns
2	td(XBHZ-XHDAH)	Delay time, XBus high impedance to XHOLDA high	0	2P	ns
4	td(XHDL-XHDAL)	Delay time, XHOLD low to XHOLDA low	3P		ns
5	td(XHDAL-XBLZ)	Delay time, XHOLDA low to XBus low impedance	0	2P	ns

[†]P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[§] All pending XBus transactions are allowed to complete before XHOLDA is asserted.



[†] XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.

Figure 44. Expansion Bus Arbitration—Internal Arbiter Enabled

[‡] XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.


XHOLD/XHOLDA TIMING (CONTINUED)

switching characteristics over recommended operating conditions for expansion bus arbitration (internal arbiter disabled)[†] (see Figure 45)

NO.	td(XHDAH-XBLZ) Delay time, XHOLDA high to XBus low impedance [‡] 2P 2P + 10	UNIT		
	1		MAX	
1	td(XHDAH-XBLZ) Delay time, XHOLDA high to XBus low impedance‡	2P	2P + 10	ns
2	t _d (XBHZ-XHDL) Delay time, XBus high impedance to XHOLD low [‡]	0	2P	ns

 $[\]overline{\dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[‡]XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.



† XBus consists of $\overline{\text{XBE}[3:0]}/\text{XA}[5:2]$, $\overline{\text{XAS}}$, XW/R, and XBLAST.

Figure 45. Expansion Bus Arbitration—Internal Arbiter Disabled

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP^{†‡} (see Figure 46)

NO.				C6203		C62030	C-300	UNIT
				MIN	MAX	MIN	MAX	
2	t _C (CKRX)	Cycle time, CLKR/X	CLKR/X ext	2P§		2P§		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P-1¶		P-1¶		ns
_		Output the sectional FOR birth before OLKD been	CLKR int	9		9		
5	tsu(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	2		0		ns
	C. A		CLKR int	6		6		
6	th(CKRL-FRH)	Hold time, external FSR high after CLKR low	CLKR ext	3		3		ns
		Output the a DD and the form OHAD have	CLKR int	8		8		
_ ′	^t su(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	0.5		0		ns
		Held Core DD coeled a from OHKD land	CLKR int	3		3		
8	th(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	4.5		3		ns
40		Octor time and soul FOV high haden OLIVI have	CLKX int	9		9		
10	0 t _{Su(FXH-CKXL)} Setup time, external FSX high before CLKX low		CLKX ext	2		1		ns
44			CLKX int	6		6		
11	^t h(CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX ext	4		3		ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[§] The maximum bit rate for the C6203B/03C device is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 300 MHz (P = 3.3 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

The minimum CLKR/X pulse duration is either (P-1) or 4 ns, whichever is larger. For example, when running parts at 300 MHz (P = 3.3 ns), use 4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz (P = 10 ns), use (P-1) = 9 ns as the minimum CLKR/X pulse duration.

switching characteristics over recommended operating conditions for McBSP^{†‡} (see Figure 46)

NO.	PARAMETER			C6203 C6203		C6203	UNIT	
				MIN	MAX	MIN	MAX	
1	^t d(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		4	16	4	10	ns
2	t _C (CKRX)	Cycle time, CLKR/X	CLKR/X int	2P§¶		2P§¶		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1#	C + 1#	C – 1#	C + 1#	ns
4	td(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-2	3	0	3	ns
		Delay time, CLKX high to internal FSX	CLKX int	-2	3	0	3	
9	td(CKXH-FXV)	valid	CLKX ext	3	9	3	9	ns
40		Disable time, DX high impedance following	CLKX int	-1	5	0	3	
12	^t dis(CKXH-DXHZ)	last data bit from CLKX high	CLKX ext	2	9	3	9	ns
40		Dalau Cara Oliky Esta ta Dynalid	CLKX int	-0.5	4	0	3	
13	td(CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	2	11	3	9	ns
14		0.11.4	FSX int	-1	5	0	3	20
14	^t d(FXH-DXV)	H-DXV) ONLY applies when in data delay 0 (XDATDLY = 00b) mode.		0	10	3	9	ns

† CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ Minimum delay times also represent minimum output hold times.

 $^{\#}C = H \text{ or } L$

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

[§] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

The maximum bit rate for the C6203B/03C device is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 300 MHz (P = 3.3 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.




Figure 46. McBSP Timings

timing requirements for FSR when GSYNC = 1 (see Figure 47)

NO.		C6203B C6203B C6203C	3-300	UNIT
		MIN	MAX	
1	t _{SU} (FRH-CKSH) Setup time, FSR high before CLKS high	4		ns
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		ns




Figure 47. FSR Timing When GSYNC = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{†‡} (see Figure 48)

NO.				C620	3B-250 3B-300 3C-300		UNIT
			MAS	TER	SLA	/E	
			MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL)	Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV)	Hold time, DR valid after CLKX low	4		5 + 6P	•	ns

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{+} (see Figure 48)

NO.		PARAMETER	C6203B-250 C6203B-300 C6203C-300				UNIT
		.,	MAST	ΓER§	SLA	AVE	
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T-2	T + 3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	L-2	L+3			ns
3	t _d (CKXH-DXV)	Delay time, CLKX high to DX valid	-3	4	3P + 4	5P + 17	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L-2	L + 3			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P+3	3P + 17	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 48. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 49)

NO.			C620	3B-250 3B-300 3C-300	B-300 C-300 SLAVE			
		MAS	TER	SLAV	/E			
		MIN	MAX	MIN	MAX			
4	t _{Su(DRV-CKXH)} Setup time, DR valid before CLKX high	12		2 – 3P		ns		
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns		

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0^{+} (see Figure 49)

NO.		PARAMETER		C620)3B-250)3B-300)3C-300		UNIT
			MAST	ΓER§	SLA	AVE	1
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L-2	L + 3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	T-2	T + 3			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 3	5P + 17	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 4	2P + 2	4P + 17	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

The maximum transfer rate for SPI mode is limited to the above AC timing constraints.

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 49. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 50)

NO.			C620	3B-250 3B-300 3C-300		UNIT
		MAS	TER	SLA	/E	
		MIN	MAX	MIN	MAX	
4	t _{su(DRV-CKXH)} Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{+} (see Figure 50)

NO.		PARAMETER	C6203B-250 C6203B-300 C6203C-300				UNIT	
		IAMETER	MAS	TER§	SLA	AVE		
			MIN	MAX	MIN	MAX		
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	T-2	T + 3			ns	
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	H – 2	H + 3			ns	
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-3	4	3P + 4	5P + 17	ns	
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns	
7	^t dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P+3	3P + 17	ns	
8	^t d(FXL-DXV)	Delay time, FSX low to DX valid		•	2P + 2	4P + 17	ns	

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

The maximum transfer rate for SPI mode is limited to the above AC timing constraints.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 50. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 51)

NO.				C620	3B-250 3B-300 3C-300		UNIT
			MAS	TER	SLA	/E	
			MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL)	Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV)	Hold time, DR valid after CLKX low	4		5 + 6P	•	ns

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^{+} (see Figure 51)

NO.		PARAMETER	C6203B-250 C6203B-300 C6203C-300			UNIT	
			MAS	ΓER§	SLA	WE	0
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	H – 2	H + 3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	T – 2	T + 2			ns
3	t _d (CKXH-DXV)	Delay time, CLKX high to DX valid	-3	4	3P + 4	5P + 17	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 3	5P + 17	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	L-2	L + 5	2P + 2	4P + 17	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡]For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 51. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

DMAC, TIMER, POWER-DOWN TIMING

switching characteristics over recommended operating conditions for DMAC outputs[†] (see Figure 52)

NO.	PARAMETER	C6203E C6203E C6203C	3-300	UNIT
1	t _{w(DMACH)} Pulse duration, DMAC high	2P-3		ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.



Figure 52. DMAC Timing

timing requirements for timer inputs[†] (see Figure 53)

NO.). 		UNIT
		MIN MAX	
1	t _{w(TINPH)} Pulse duration, TINP high	2P	ns
2	t _{w(TINPL)} Pulse duration, TINP low	2P	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for timer outputs† (see Figure 53)

NO.		PARAMETER		B-250 B-300 C-300 MAX	UNIT
3	tw(TOUTH)	Pulse duration, TOUT high	2P-3		ns
4	tw(TOUTL)	Pulse duration, TOUT low	2P-3		ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.




Figure 53. Timer Timing

DMAC, TIMER, POWER-DOWN TIMING (CONTINUED)

switching characteristics over recommended operating conditions for power-down outputs[†] (see Figure 54)

NO.	PARAMETER	MIN MAX		UNIT
		MIN	MAX	
1	t _W (PDH) Pulse duration, PD high	2P		ns

 \dagger P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.




Figure 54. Power-Down Timing

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 55)

NO.			C6203B-250 C6203B-300 C6203C-300		UNIT
			MIN	MAX	
1	t _C (TCK)	Cycle time, TCK	35		ns
3	tsu(TDIV-TCKH)	Setup time, TDI/TMS/TRST valid before TCK high	11		ns
4	th(TCKH-TDIV)	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

switching characteristics over recommended operating conditions for JTAG test port (see Figure 55)

NO.	PARAMETER	C6203 C6203 C6203 MIN	B-300	UNIT
2	t _{d(TCKL-TDOV)} Delay time, TCK low to TDO valid	-4.5	13.5	ns





Figure 55. JTAG Test-Port Timing

MECHANICAL DATA

GNZ (S-PBGA-N352)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Flip chip application only.
 - Substrate color may vary.

thermal resistance characteristics (S-PBGA package) [C6203C only]

NO		°C/W	Air Flow m/s†
1	R⊖ _{JC} Junction-to-case	6.35	N/A
2	RΘ _{JA} Junction-to-free air	20.0	0.00
3	RΘJA Junction-to-free air	17.0	0.50
4	RΘ _{JA} Junction-to-free air	16.3	1.00
5	R⊖JA Junction-to-free air	15.2	2.00


† m/s = meters per second



MECHANICAL DATA

GLS (S-PBGA-N384)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Thermally enhanced plastic package with heat slug (HSL)
 - D. Flip chip application only

thermal resistance characteristics (S-PBGA package) [C6203B only]

NO		°C/W	Air Flow m/s†
1	R⊖ _{JC} Junction-to-case	0.85	N/A
2	R⊖JA Junction-to-free air	21.6	0.0
3	R⊖JA Junction-to-free air	18.0	0.5
4	RΘ _{JA} Junction-to-free air	15.5	1.0
5	RΘ _{JA} Junction-to-free air	12.8	2.0


[†]m/s = meters per second



MECHANICAL DATA

GNY (S-PBGA-N384)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Flip chip application only
- D. Substrate color may vary

thermal resistance characteristics (S-PBGA package) [C6203B/C6203C only]

NO		C6203B (°C/W)	C6203C (°C/W)	Air Flow m/s†
1	R⊝ _{JC} Junction-to-case	6.27	10.43	N/A
2	RӨJA Junction-to-free air	17.6	21.8	0.0
3	RӨJA Junction-to-free air	13.9	18.8	0.5
4	RӨJA Junction-to-free air	13.1	17.7	1.0
5	R⊖JA Junction-to-free air	11.9	16.2	2.0

† m/s = meters per second

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265