MOS LSI

### TMS 4060 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

OCTOBER 1977

<ul> <li>4096 x 1 Or</li> <li>3 Performan</li> </ul>	-			2		CERAMIC AND PLA L-IN-LINE PACKAGE (TOP VIEW)		
	ACCESS	READ OR WRITE	READ, MODIFY WRITE	VBB	יַן	•	22	V <sub>SS</sub>
	TIME (MAX)	CYCLE (MIN)	CYCLE (MIN)	A9 A10	2 LL 3 []		21	A8 A7
TMS 4060 TMS 4060-1 TMS 4060-2	300 ns 250 ns 200 ns	470 ns 430 ns 400 ns	710 ns 640 ns 580 ns	A11	4 [		19	A6
• Full TTL Co		on All Innut	Event CF	cs	5 [[		18	V <sub>DD</sub>
(No Pull-Up			s Except of	DI	6 [		77	CE
• Low Power	Dissipation W Operatin	a (Tynical)		$\overline{oo}$	7 [		16	N/C
	W Standby	•		A0	8 [		15	A5
<ul> <li>Single Low-</li> <li>N-Channel S</li> </ul>	-			A1	9 [[		14	A4
• 22-Pin 400-		•		A2	10 [		13	A3
description				vcc	" [		۲° ا	R/W

The TMS 4060 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 40% one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4060, 250 ns access for the TMS 4060-1, and 200 ns for the TMS 4060-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The low capacitance of the address and control inputs precludes the need for specialized drivers. When driven by a Series 74 device, the guaranteed do input noise immunity is 200 mV. The TTL-compatible buffer is guaranteed to drive two Series 74 TTL gates. The TMS 4060 series uses only one clock (chip enable) to simplify system design. The low-capacitance chip enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers.

The typical power dissipation of these RAM's is 400 mW active and 0.2 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4060 series is offered in both 22-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guaranteed for operation from 0°C to 70°C. These packages are designed for insertion in mounting-hole row on 8.400mmil centers.

#### operation

#### chio select (CS)

The chip-select terminal, which can be driven from standard TTL circuits without an external pull-up resistor, affect the data-in, data-out and read/write inputs. The data input and data output terminals are enabled when chip select is low. Therefore, the read, write, and read-modify-write operations are performed only when chip select is low. If the chip is to be selected for a given cycle, the chip-select input must be low on or before the rising edge of the chip enable If the chip is not to be selected for a given cycle, chip select must be held high as long as chip enable is high. A register for the chip-select input is provided on the chip to reduce overhead and simplify system design.

#### chip enable (CE

A single external clock input is required. All read, write, and read-modify-write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode. No read or write operations can take place because the chip is automatically precharging.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 - DALLAS TEXAS 75222

### reration (continued)

### mode select (R/W)

The read or write mode is selected through the read/write (R/W) input, A logic high on the R/W input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected.

### address (A0-A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.


data-in (D1) Data is written during a write or read-modify-write cycle while the chip enable is high. The data-in terminal can be driven from standard TTL circuits without a pull-up resistor. There is no register on the data-in terminal.

The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates. The output is in the high-impedance (floating) state when the chip enable is low. It remains in the high-impedance state if the chip-select input is high when chip enable goes high and provided that chip select remains high as long as chip enable is high. If the chip select is set up low prior to the rise of chip enable and held low an interval after that rise, the output will be enabled as long as chip enable stays high regardless of subsequent changes in the level of chip select. A data-valid mode is always preceded by a low output state. Data-out is inverted from data-in.

#### refresh

Refresh must be performed every two milliseconds by through the 64 addresses of the cveling lower-order-address inputs, A0 through A5 (pins 8, 9, 10, 13, 14, 15), or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row. The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, then chip select must be high. The column addresses (A6 through A11) can be indeterminate during refresh.

#### functional block diagram



# bolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note)																		٠.		•	0.3 to 20 V
Supply voltage, VCC, VDD relative to VSS		-																			1 to 15 V
Supply voltage, VCC, VDD relative to VSS			•	•	•	•	•	•	•	•	•	•	•	•	•	•					_0.3 to 20 V
Supply voltage, VCC, VDB relative to VSS					٠			٠	•	•		•	٠	٠		٠	•	•	•	•	0.3 to 20 V
Operating free-air temperature range Storage temperature range	•	-	•	•	•	•															-55°C to 150°C
Storage temperature range		•	•	٠	•	•	. •	•	٠.	٠								fanil	heti	- 10	1. unless otherwise
OTF 11	s are	wit	th r	esp (	et 1	O t	he r	nos	t ne	ega t	100	SO D	PiA	¥.01		٠. •	86	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			.,

noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.

TEXAS INSTRUMENTS

#### recommended operating conditions (see Note)

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Supply voltage, V <sub>DD</sub>	11,4	12	12.6	V
Supply voltage, V <sub>SS</sub>		0		V
Supply voltage, VBB	-4.5	-5	-5.5	v
High-level input voltage, VIH (all inputs except chip enable)	2.2		5.25	v
High-level chip enable input voltage, VIH(CE)	V <sub>DD</sub> -0.6	V <sub>D</sub>	D +1.0	v
Low-level input voltage, VIL (all inputs except chip enable) (see Note)	-0.6		0.6	V
Low-level chip enable input voltage, VIL(CE) (see Note)	-1		0.6	V
Refresh time, t <sub>refresh</sub>			2	rens.
Operating free-air temperature, TA	0		70	C

NOTE: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

#### electrical characteristics over full range of recommended operating conditions, TA = 0°C to 70°C (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
νон	High-level output voltage	I <sub>O</sub> = -2 mA		2.4		Vcc	V
VOL	Low-level output voltage	I <sub>O</sub> = 3.2 mA		VSS		0.4	V
l <sub>j</sub>	Input current (all inputs except chip enable)	V <sub>1</sub> = 0 to 5.25 V				10	μА
I(CE)	Chip enable input current	V <sub>I</sub> = 0 to 13.2 V		1		2	μА
loz	High-impedance-state (off-state) output current	V <sub>O</sub> = 0 to 5.25 V				10	μА
¹cc	Supply current from VCC	2 Series 74 TTL to	ads			1	mA
<sup>1</sup> DD	Supply current from VDD	V(H(CE) * 12.6 V			30	60	mA
IDD	Supply current from VDD, standby	VILICEI = 0.6 V (a	ifter 1 memory cyclel (See No	te 2)	20		μА
			TMS 4060		32		
	Average supply current from VDD	1	TMS 4060-1	I	35		mA
DD(av)	during read or write cycle	1	TMS 4060-2		38		1010
		Minimum cycle	TMS 4060-3		42		
		time	TMS 4060		32		
	Average supply current from VDD		TMS 4060-1		35	-	mΑ
DD(av)	during read, modify write cycle	1	TMS 4060-2	1	38		mA
	•		TMS 4060-3		42		
IBB	Supply current from VBB	V <sub>BB</sub> = -5.5 V, V <sub>DD</sub> = 12.6 V,	V <sub>CC</sub> = 5.25 V, V <sub>SS</sub> ≈ 0 V		5	100	μΑ

TAIL typical values are at TA = 25 °C. NOTE 2: Chip enable must be cycled before  $1_{DD}$  standby measurement is made. capacitance at VDp = 12 V, VSS = 0 V, VBB = -5 V, VCC = 5 V, VI(CE) = 0 V, VI = 0 V, f = 1 MHz $^{\ddagger}$ , TA = 0 °C to 70 °C (unless otherwise noted)

-	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
C <sub>i(ad)</sub>	Input capacitance address Inputs			5	7	pF
		VI(CE) = 10.8 V		18	22	] <sub>DF</sub>
C <sub>i</sub> (CE)	Input capacitance clock input	VI(CE) = 0 V		23	27	Ľ
Ci(CS)	Input capacitance chip select input			4	6	pf
C <sub>i(data)</sub>	Input capacitance data input			4	6	pF
C <sub>i</sub> (R/W)	Input capacitance read/write input			5	7_	₽F
Co	Output capacitance			5	7	pF

\$AC characterisitis guaranteed only for cumulative chip enable duty cycle less than 65% over each 2 millisecond period.

TEXAS INSTRUMENTS POST OFFICE BOX 5012 - DALLAS, TEXAS 75222

### $_{\text{red}}$ cycle timing requirements over recommended supply voltage range, TA = $0^{\circ}$ C to $70^{\circ}$ C

		TMS	4060	TMS	4060-1	TMS 4	1060-2	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNET
'e(rd)	Read cycle time	470		430		400		ns.
w(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
w(CEL)	Pulse width, chip enable low	130		130		130		ns
r(CE)	Chip-enable rise time		40		40		40	ns
HCE)	Chip-enable fall time		40		40		40	ns
su(ad)	Address setup time	D1		01		0†		ns
su(CS)	Chip-select setup time	01		01		01		ns
sulrd)	Read setup time	01		01		01		ns
hlad)	Address hold time	1501		1501		1501		ПБ
h(CS)	Chip-select hold time	1501		150t		1501		ns
h(rd)	Read hold time	401		401		401		ns

### read cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

		TMS	4060	TMS	4060-1	TMS-	4060-2	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	10411
ta(CE)	Access time from chip enable		280		230		180	ns
ta(ad)	Access time from address†		300	1	250		200	rts
1PHZ Or	Output disable time from high	30		30		30	_	ns
1PLZ	or low level‡	100		130	<u> </u>	5		
IPZL.	Output enable time to low level ‡		250	1	200	l	150	ns

Test conditions: C<sub>L</sub> = 50 pF, t<sub>r(CE)</sub> = 20 ns, Load = 1 Series 74 TTL gate.

## wite cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$


		TMS	4060	TMS	1060-1	TMS	4060-2	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII
c[wr)	Write cycle time	470		430		400		ns
w(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
w(CEL)	Pulse width, chip enable low	130		130		130		ns
w(wr)	Write pulse width	200		190		180		ns
(CE)	Chip-enable rise time		40		40		40	ns
¹f(CE)	Chip-enable fall time		40	T -	40	Γ	40	ns
su(ad)	Address setup time	01		01		01		ns
su(CS)	Chip-select setup time	0:		01		01		FIS
su(da-wr)	Data-to-write setup time*	0		0		0		ns
'sulwr)	Write-pulse setup time	240+		220↓		210		ns
th(ad)	Address held time	1501		1501		150↑		ns
h(CS)	Chip-select hold time	150†		1501		1501		ns
<sup>1</sup> h(da)	Data hold time	401		40;		401		ns

TEXAS INSTRUMENTS
POST OFFICE BOX 5012 - DALLAS. TEXAS 75222

95


Hest conditions: CL = 50 pF, Load = 1 Series 74 TTL gete.

#### read cycle timing



NOTE For the chip enable input, high and low timing points are 90% and 10% of V<sub>1H(CE)</sub>. Other input timing points are 0.6 V (low) 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

#### write cycle timing



NOTE: For the chip-enable input, high and low timing points are 90% and 10% of V<sub>1H(CE)</sub>. Other input timing points are 0.6 V (low) and 2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). During the time from the rise of CE to the fall of R/W, R/W is primitted to change from high to low only. AC characteristics guaranteed only for cumulative CE duty cycle less than 65% over each 2 n period.

TEXAS INSTRUMENTS
POST OFFICE BOX 5012 - DALLAS, TEXAS 75222

96

<sub>read</sub>-modify-write cycle timing requirements over recommended supply voltage range,  $T_A = 0^{\circ} C$  to  $70^{\circ} C$ 

	PARAMETER	TMS	4060	TMS	4060-1	TMS	4060-2	Γ
		MIN	MAX	MIN	MAX	MIN	MAX	UNI
c(RMW)	Read-modify-write cycle time*	710		640		580		ns.
tw(CEH)	Pulse width, chip enable high*	540	4000	470	4000	410	4000	ns
tw(CEL)	Pulse width, chip enable low	130	1000	130	4000	130	4000	
lw(wr)	Write pulse width	200		190				ns
'(CE)	Chip-enable rise time	200		190		180		ns
HICE	Chip-enable fall time		40		40		40	ns
tsu(ad)	Address setup time		40		40		40	ns
	Chip-select setup time	Ot		01	1	01		ns
¹su(CS)		0†		01		01		ns
(su(da-wr)	Data-to-write setup time	. 0		0		0	-	ns
lsu(rd)	Read pulse setup time	01		of		01		ns
(su (wr)	Write pulse setup time	2401	-	2201		2101		ns
th(ad)	Address hold time	1501		1501		1501		
h(CS)	Chip-select hold time	1501		1501				rys
h(rd)	Read hold time	2801				150 1		ns
h(da)	Data hold time			2301	1	180 1		ns
u(Oa)	Butteriolo time	40ı	- 1	401		401	$\neg \neg$	ns


### read-modify-write cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ}C$ to 70 $T_A = 0^{\circ}C$ to $70^{\circ}C$

	PARAMETER	TMS	4060	TMS	4060-1	TMS	4060-2	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(CE)	Access time from chip enable <sup>†</sup>		280		230		180	D\$
toele <sup>2</sup>	Access time from address <sup>†</sup>		300		250		200	175
	Propagation delay time, low-to-high						- 100	'' <u>'</u>
ΨLH	level output from write pulse‡	30		30		30		ns
1PHZ	Output disable time from high level	30		30		30		
1PZL	Output enable time to low level	<del></del>	250		200	- 30	150	ns ns

 $<sup>^{1}</sup>$ Test conditions:  $C_L = 50 \text{ pF}$ ,  $t_{r(CE)} = 20 \text{ ns}$ , Load = 1 Series 74 TTL gate.  $^{1}$ Test conditions:  $C_L = 50 \text{ pF}$ , Load = 1 Series 74 TTL gate.

### read-modify-write cycle timing


and



TEXAS INSTRUMENTS


TMS 4060 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


	MEA	VING
TIMING DIAGRAM SYMBOL	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low sometime during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
<b>**********</b>	Don't care	State unknown or changing
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	(Does not apply)	Center line is high-impedano off-state





TEXAS INSTRUMENTS
POST OFFICE BOX 5012 - DALLAS, TEXAS 75222

98









If rannot assume any responsibility for any circuits shown a tepresent that they are free from patent infringement

WIRMMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME MINIMENTS RESERVES THE RIGHT TO MAKE STIMPLY PRODUCT POSSIBLE TEXAS INSTRUMENTS