MOS LSI

## TMS 4050 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

V<sub>BB</sub>

1/0

A1

R/W CE

A3

BULLETIN NO. DLS 7512242, FEBRUARY 1975-REVISED OCTOBER 1977

3 0

5 0

18-PIN CERAMIC AND PLASTIC

**DUAL-IN-LINE PACKAGES** (TOP VIEW)

18 V<sub>SS</sub>

12 A6

- 4096 x 1 Organization
- 18-Pin 300-Mil Package Configuration
- Multiplexed Data Input/Output

	3 Performance	Donner:		
•	3 Ferrormanu	rianyos.		READ,
			READ OR	MODIFY
		ACCESS	WRITE	WRITE
		TIME	CYCLE	CYCLE
		(MAX)	(MIN)	(MIN)
	TMS 4050	300 ns	470 ns	730 ns
	TMS 4050-1	250 ns	430 ns	660 ns
	TMS 4050-2	200 ns	400 ns	600 ns
•	Full TTL Com	patibility	on All Inpu	ts
	(No Pull-up R	esistors Ne	eded)	
•	Registers for A	Addresses F	Provided on	Chip
•	Open-Drain O	utput Buff	er	
,	Single Low-Ca	pacitance	Clock	

- Low-Power Dissipation
  - 420 mW Operating (Typical)
  - 0.1 mW Standby (Typical)
- N-Channel Silicon-Gate Technology

#### description

The TMS 4050 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4050, 250 ns access for the TMS 4050-1, and 200 ns for TMS 4050-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The input buffers allow a minimum 200 mV noise margin when driven by a series 74 TTL device. The TTL-compatible open-drain buffer is guaranteed to drive 1 series 74 TTL gate. The low capacitance of the address and control inputs precludes the need for specialized drivers. The TMS 4050 series uses only one clock (chip enable) to simplify system design. The low capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers. The data input and output are multiplexed to facilitate compatibility with a common bus system. A 12 line address is available, which minimizes external control logic and optimizes system performance.

The typical power dissipation of these RAM's is 420 mW active and 0.1 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4050 series is offered in both 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages, The series is guaranteed for operation from 0°C to 70°C. Packages are designed for insertion in mounting hole rows on 300-mil centers.

### operation

### chip enable (CE)

A single external clock input is required. All read, write, and read-modify-write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode and is not selected. No read/write operations can take place during the standby mode because the chip is disabled and is automatically precharging.

PRELIMINARY DATA SHEET: Supplementary data may be published at a later date.

TEXAS INSTRUMENTS

## peration (continued)

## mode select (R/W)

The read or write mode is selected through the read/write (R/W) input. A logic high on the R/W input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected and the data output is disabled when the write mode is selected.

#### address (A0-A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

### data input/output (I/O)

Data input and output are multiplexed on a common input/output terminal, which is controlled by the R/W input. Data is written during a write or read-modify-write cycle while the chip enable is high. The I/O terminal requires connection to an external pull-up resistor since the output buffer has an open-drain configuration. The open-drain output buffer provides direct TTL sink compatibility with a fan-out of one Series 74 TTL gate. A low logic level results from conduction in the open-drain output buffer while a high level occurs with the buffer in its high-impedance state. Data written into the memory is read out in its true form.

#### refresh


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses (A0 through A5) every 2 milliseconds or less. Addressing any row refreshes all 64 bits in that row. The column addresses (A6 through A11) can be indeterminate during refresh.

### bsolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1) .															0.3 to 20 V
Supply voltage, VDD relative to VSS															0.1 to 15 V
Supply voltage, VSS (see Note 1) .		-								-		-			0.3 to 20 V
All input voltages (see Note 1) . ,												-			0.3 to 20 V
Chip-enable voltage (see Note 1)															0.3 to 20 V
Output voltage (operating, with respe	ct	to '	٧s	S)											2 to 7 V
Operating free-air temperature range															. 0°C to 70°C
Storage temperature range				-											–55°C to 150°C

OTE: 1. Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, V<sub>BB</sub> (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V<sub>SS</sub>.

## anctional block diagram



TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 - DALLAS, TEXAS 75222

77

## recommended operating conditions

PARAMETER	MIN	NON		
Supply voltage, VDD		NOM	MAX	UNIT
	11.4	12	12.6	V
Supply voltage, VSS		0		1 1/
Supply voltage, VBB	-4.5	5	-5.5	<del>1 .</del>
High-level input voltage, VIH (all inputs except chip enable)	22		5.5	1 - V
High-level chip enable input voltage, VIH(CE)	V <sub>DD</sub> -0.6			- <u>*</u>
Low-level input voltage, VIE (all inputs except chip enable) (see Note 2)	-0.6		V <sub>DD</sub> +1	
Low-level chip enable input voltage, VIL(CE) (see Note 2)			0.6	v
Refresh time, trefresh	1_		0.6	V
Operating free-air temperature, T <sub>A</sub>			2	ms
operating mee-all temperature, FA	lo		70	"C

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions, $T_A = 0$ °C to 70°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYPT	MAX	UNI
VOH	High-level output voltage		ta = guaranteed maximum access time,				V
VOF	Low-level output voltage	R <sub>L</sub> = 2.2 kΩ to 5.5 to		VSS		0.4	v
OL	Low-level output current	t <sub>a</sub> = guaranteed maxi C <sub>L</sub> = 50 pF,		5			mA
l <sub>l</sub>	Input current (all inputs including I/O except chip enable)	V <sub>I</sub> = 0 to 5.5 V		<u> </u>		10	μА
fice)	Chip enable input current	V <sub>1</sub> = 0 to 13.2 V		+		10	uА
ססי	Supply current from V <sub>DD</sub>	V <sub>IH(CE)</sub> = 13.2 V	TMS4050 TMS4050-1	1	35	60	mA
			TMS4050-2	<u> </u>	35	70	
1DD	Supply current from VDD, standby	V <sub>IL(CE)</sub> = 0.6 ∨ (S	ee Nate 3)		20		μА
	Average supply current from VDD		TMS 4050	1	32		
DD(av)	during read or write cycle		TMS 4050-1		35		mA
		Minimum cycle	TMS 4050-2		38		
	Average supply current from VDD	timing	TMS 4050	1	32		
DD(av)	during read, modify write cycle	1 1	TMS 4050-1	1	35	$\neg \neg$	mA
			TMS 4050-2		38		
ВВ	Supply current from V <sub>BB</sub>	V <sub>BB</sub> = −5.5 V, V <sub>SS</sub> = 0 V	V <sub>DD</sub> = 12.6 V,		5	100	μА

 $^{1}$  All typical values are at T  $_{A}$  = 25  $^{\circ}$  C. NOTE 3: Chip enable must be cycled before I  $_{DD}$  standby measurement is made.

# capacitance at V\_DD = 12 V, V\_SS = 0 V, V\_BB = -5 V, V\_1(CE) = 0 V, V\_1 = 0 V, f = 1 MHz $^{\ddagger}$ , $T_A = 0^{\circ}$ C to $70^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>i(ad)</sub>	Input capacitance address inputs			5	7	pF
Ci(CE)	Input capacitance clock input	VI(CE) = 12 V		24	28	Τ.
		V <sub>I(CE)</sub> = 0 V	MIN TY	29	33	d P <sup>F</sup>
Ci(R/W)	Input capacitance read/write input			5	7	ρF
C(1/O)	I/O terminal capacitance			7	9	oF

‡AC characteristics guaranteed only for cumulative chip enable duty cycle less than 65% over each 2 millisecond period.

TEXAS INSTRUMENTS
POST OFFICE BOX 5012 + DALLAS, TEXAS 75222

78

# read cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

		TMS 4050	TMS 4050-1	TMS 4050-2	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	CHIL
	Read cycle time	470	430	400	ns
tc(rd) tw(CEH)	Pulse width, chip enable high	300 4000	260 4000	230 4000	ns
w(CEL)	Pulse width, chip enable low	130	130	130	ns
tr(CE)	Chip-enable rise time	40	40	40	ns
1f(CE)	Chip-enable fall time	40	40	40	ns
tsu(ad)	Address setup time	01	O†	Of Of	ns ns
t <sub>su(rd)</sub>	Read setup time	01	1501	150†	ns
th(ad)	Address hold time	150↑	40↓	401	ns
th(rd)	Read hold time	401	40+	1 701	

11 The arrow indicates the edge of the chip-enable pulse used for reference: 1 for the rising edge, 1 for the falling edge.

# read cycle switching characteristics over recommended supply voltage range, $T_{\mbox{\scriptsize A}}$ = 0° C to 70° C

		TMS 4050	TMS 4050-1	TMS 4050-2	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	Citi
	Access time from chip enable*	280	230	180	ns
ta(CE)	Access time from addresses†	300	250	200	ns
ta(ad)	Propagation delay time, low-to-high level output from	+			
tPLH	chip enable*	40	40	40	ns

Test conditions:  $C_L \approx 50$  pF,  $R_L = 2.2$  k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate. Test conditions:  $C_L = 50$  pF,  $R_L = 2.2$  k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate,  $t_f(CE) = 20$  ns.

# wite cycle timing requirements over recommended supply voltage range, $T_{\mbox{\scriptsize A}}$ = $0^{\circ}\mbox{\scriptsize C}$ to $70^{\circ}\mbox{\scriptsize C}$

		TMS 4060	TMS 4050-1	TMS 4050-2	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	OM.
	Write cycle time	470	430	400	ns
tc(wr)		300 4000	260 4000	230 4000	ns
¹w(CEH)	Pulse width, chip enable high		130	130	ns
tw(CEL)	Pulse width, chip enable low	130			ns
tw(wr)	Write pulse width	200	190	180	
₹(CE)	Chip-enable rise time	40	40	40	ns
tf(CE)	Chip-enable fall time	40_	40	40	ns
	Address setup time	ot	01	01	ns
¹su(ad)	Data-to-write setup time*	0	0	0	กร
tsu(da-wr)		2401	2201	210↓	ns
t <sub>su(wr)</sub>	Write-pulse setup time	401	401	401	ns
td(CEH-wr)	Chip-enable-high-to-write delay time <sup>†</sup>			150f	_
th(ad)	Address hold time	1501	150†		ns
to (ac)	Data hold time	40↓	40↓	40↓	ns

11 The arrow indicates the edge of the chip-enable pulse used for reference: 1 for the rising edge, 1 for the falling edge


If R/W is low before CE goes high, then I/O (data in) must be valid when CE goes high.

The write pulse must go low at least  $t_{\mu\nu}(w_f)$  minimum before CE goes low. If R/W remains high more than  $t_{\rm d}({\rm CEH.wr})$  maximum (40 ns) after CE goes high, the data in driver must be disabled until R/W goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices (see comments on Region 1 under read, modify write timing diagram).

TEXAS INSTRUMENTS
POST OFFICE BOX 5012 - DALLAS, TEXAS 75222


.....

read or refresh cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). For minimum cycle,  $t_r(\overline{CE})$  and  $t_f(\overline{CE})$  are equal to 20 ns.

write cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other timing points are 0.6 V (low) and 2.2 V (high).

The write pulse must go low at least  $\frac{1}{3}v(w_f)$  minimum before CE goes high. If R/N remains high more than  $\frac{1}{6}(CEH.wr)$  maximum (40 m) after CE goes low, the data in driver must be disabled until R/N goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices. Ouring  $\frac{1}{6}(CEH.wr)$ . R/N is permitted to change from high to low only.

TEXAS INSTRUMENTS

ST OFFICE BOX 5012 + DALLAS, TEXAS 75222

<sub>nead-modify-write</sub> cycle timing requirements over recommended supply voltage range,  $T_A = 0^{\circ}$  C to  $70^{\circ}$  C

		TMS 4050	TMS 4050-1	TMS 4060-2	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	ONIT
1 (0104)	Read-modify-write cycle time <sup>†</sup>	730	660	600	ns
tc(RMW)	Pulse width, chip enable high	560 4000	490 4000	430 4000	ns
¹w(CEH)	Pulse width, chip enable low	130	130	130	ns
tw(CEL)	Write pulse width	200	190	180	ns
tr(CE)	Chip-enable rise time	40	40	40	ns
t(CE)	Chip-enable fall time	40	40	40	ns.
td(wr-daL)	Write to data-in-low delay time	20	20_	20	ns
tsu(ad)	Address setup time	ot	0†	ot	ns
tsu(daH)	Data-in-high setup time	240↓	220↓	210↓	ns
tsu(rd)	Read-pulse setup time	0†	0†	Of .	ns
tsu(wr)	Write-pulse setup time	240↓	2204	210↓	ns
th(ad)	Address hold time	150†	150†	1501	ns
th(rd)	Read hold time	3001	250↑	2001	ns
11,107	Data hold time	40↓	40↓	40↓	l ns


h The arrow indicates the edge of the chip-enable pulse for reference: h for the rising edge; h for the falling edge. The conditions: h(rd) = 20 ns.

read-modify-write cycle switching characteristics over recommended supply voltage range,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

	TMS 4050	TMS 4050-1	TMS 4050-2	UNIT
PARAMETER	MIN MAX	MIN MAX	MIN MAX	
te(CE) Access time from chip enable	280	230	180	ns
¹a(CE) Access time from only enable	300	250	200	ns

\*Test conditions:  $C_L$  = 50 pF,  $R_L$  = 2.2 k $\Omega$ , Load = 1 Series 74 TTL gets. \*Test conditions:  $C_L$  = 50 pF,  $R_L$  = 2.2 k $\Omega$ , Load = 1 Series 74 TTL gets.  $t_{r(CE)}$  = 20 ns.

## read-modify-write cycle timing



111


NOTE: For the chip enable input high and low timing points are 90% and 10% of V<sub>IHICE</sub>). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

For minimum cycle,  $t_{f(CE)}$  and  $t_{f(CE)}$  are equal to 20 ns.

# TEXAS INSTRUMENTS

**B1** 

timing diagram conventions MEANING **TIMING DIAGRAM** INPUT OUTPUT SYMBOL FORCING FUNCTIONS RESPONSE FUNCTIONS Must be steady high or low Will be steady high or low Will be changing from high to low sometime during High-to-low changes designated interval Will be changing from low to high sometime during Low-to-high changes permitted designated interval Don't care State unknown or changing Center line is high-impedance (Does not apply) off-state



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 752

