SEPTEMBER 1987 - REVISED NOVEMBER 1989

- 65,536 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Pinout Identical to SMJ4416 (16K × 4 Dynamic RAM)
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
SMJ4464 12	120 ns	60 ns	230 ns	320 ns
SMJ4464-15	150 ns	75 ns	260 ns	345 ns
SMJ4464-20	200 ns	100 ns	330 ns	435 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Power Dissipation As Low As:
 - Operating . . . 275 mW (Typ)
 - Standby . . . 12.5 mW (Typ)
- RAS-Only Refresh Mode
- CAS-Before-RAS Refresh Mode

(TOP VIEW)
G 1 18 Vss D01 2 17 D04 D02 3 16 CAS W 4 15 D03 RAS 5 14 A0 A6 6 13 A1 A5 7 12 A2 A4 8 11 A3 VDD 9 10 A7
FV PACKAGE (TOP VIEW) S > 000
010 / -
DQ2 33 16 CAS W 4 15 DQ3 RAS 5 14 A0 A6 6 13 A1 A5 7 12 A2
W 14 15 DQ3 RAS 15 14 A0 A6 13 A1

JD PACKAGE (TOP VIEW)

NOTE: Pin 1 indicator on back

PIN	NOMENCLATURE
A0 A7	Address Inputs
CAS	Column-Addreess Strobe
DQ1 DQ4	Data In Data Out
G	Output Enable
RAS	Row Address Strobe
VDD	5 V Supply
VSS	Ground
W	Write Enable

description

The SMJ4464 is a high-speed, 262,144-bit dynamic random-access memory, organized as 65,536 words of four bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

This device features maximum RAS access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks of 125 mA are typical, and a -0.7-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1987, Texas Instruments Incorporated

The SMJ4464 is offered in 18-pin 300-mil ceramic side-braze dual-in-line and 18-pad leadless ceramic chip carrier packages. It is guaranteed for operation from $-55\,^{\circ}\text{C}$ to 110 $^{\circ}\text{C}$ for the S version and from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ for the L version. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers).

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard \overline{TL} circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

data in (DQ1-DQ4)

Data is written during a write or a read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or a read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed or read-modify write cycle, \overline{G} must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ and $\underline{t_a(G)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{G} are low. \overline{CAS} or \overline{G} going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing \overline{G} high prior to applying data, thus satisfying t_{GHD} .

output enable (G)

The \overline{G} input controls the impedance of the output buffers. When \overline{G} is high, the buffers will remain in the high-impedance state. Bringing \overline{G} low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state they will remain in the low-impedance state until \overline{G} or \overline{CAS} is brought high.

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.



operation (continued)

CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter tCLRL) and holding it low after RAS falls (see parameter tRLCHR). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by $t_{W(RL)}$, the maximum \overline{RAS} low pulse duration.

power up

To achieve proper device operation, an initial pause of 200 μs is required after power up, followed by a minimum of eight initialization cycles.


logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



functional block diagram



absolute maximum ratings over operating temperature range (unless otherwise noted)†

Voltage on any pin including VDD supply (see Note 1)	- 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature: S version	– 55 °C
L version	0°C
Maximum operating case temperature: S version	110°C
L version	70°C
Storage temperature range65°	C to 150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

recommended operating conditions

		S VERSION						
	_	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{DD} Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VSS Supply voltage			0			0		V
VIH High-level input voltage		2.4		V _{DD} +0.3	2.4		V _{DD} + 0.3	V
V _{IL} Low-level input voltage (see Note 2)	-0.7		0.7	- 0.7		0.7	
TA Operating free-air temper	ature	- 55			0			°C
T _C Operating case temperate	ure			110			70	°C

NOTE 2: The algebraic convention, where the negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.



NOTE 1: All voltage values in this data sheet are with respect to VSS.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEGT COMPLETIONS		SMJ4464-12		
		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Voн	High-level output voltage	I _{OH} = -5 mA	2.4			V
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4	V
I _I	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V}, V_{DD} = 5 \text{ V}, \text{ All outputs open}$			± 10	μΑ
lo	Output current (leakage)	$V_O = 0 \text{ V to 5.5 V}, V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$			± 10	μΑ
IDD1	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		65	80	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		2.5	8	mA
EDD ¹	Average refresh current	$\mathbf{t_C} = \mathbf{minimum}$ cycle, $\overline{\mathbf{RAS}}$ cycling, $\overline{\mathbf{CAS}}$ high, All outputs open		50	60	mA
IDD4	Average page-mode current	t _C (P) = minimum cycle, RAS low, CAS cycling, All outputs open		45	55	mA

PARAMETER		TEST COMPLETIONS		1J4464	-15	SMJ4464-20			UNIT
		TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP	мах	ONIT
Vон	High-level output voltage	I _{OH} = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	IOL = 4.2 mA			0.4			0.4	V
I	Input current (leakage)	V ₁ = 0 V to 5.8 V, V _{DD} = 5 V, All outputs open			± 10			± 10	μΑ
ю	Output current (leakage)	$V_{O} = 0 \text{ V to } 5.5 \text{ V, V}_{DD} = 5 \text{ V,}$ CAS high			± 10			± 10	μΑ
I _{DD1}	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		55	70		50	60	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		2.5	8		2.5	8	mA
lDD3	Average refresh current	t _C = minimum cycle, RAS cycling, CAS high, All outputs open		45	55		40	50	mA
IDD4	Average page-mode current	t _{C(P)} = minimum cycle, RAS low, CAS cycling, All outputs open		40	50		30	40	mA

 $^{^{\}dagger}$ All typical values are at T_A = 25 °C and nominal supply voltages.



capacitance over recommended supply voltage range and operating temperature range, f = 1 MHz‡

PARAMETER	SMJ4464	
	MIN TYPT MAX	UNIT
Ci(A) Input capacitance, address inputs	4 6	pF
Ci(RC) Input capacitance, strobe inputs	6 8	pF
Ci(W) Input capacitance, write enable input	6 8	pF
Ci/O Output capacitance	7 8	pF

 $^{^{\}dagger}$ All typical values are at $T_A = 25$ °C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST CONDITIONS §	ALT.	SMJ4	UNIT	
			SYMBOL	MIN	XAM NIN	
ta(C)	Access time from CAS	$t_{RLCL} \ge MAX$, $C_L = 80 pF$, $t_{OH} = -5 mA$, $t_{OL} = 4.2 mA$	†CAC		60	ns
t _{a(R)}	Access time from RAS	t_{RLCL} = MAX, C_{L} = 80 pF, t_{OH} = -5 mA, t_{OL} = 4.2 mA	†RAC		120	пѕ
ta(G) §	Access time after G low	$C_L = 80 \text{ pF, } I_{OH} = -5 \text{ mA, } I_{OL} = 4.2 \text{ mA}$	†GAC		35	ns
tdis(CH)	Output disable time after CAS high	$C_L = 80 \text{ pF. } I_{OH} = -5 \text{ mA, } I_{OL} = 4.2 \text{ mA}$	^t OFF	0	30	ns
tdis(G)	Output disable time after \overline{G} high	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA}, I_{OL} = 4.2 \text{ mA}$	tGOFF	0	38	ns

switching characteristics over recommended supply voltage range and operating temperature range

PARAMETER		TEST CONDITIONS 5	ALT.	SMJ4464-15		SMJ4464-20		
		1231 CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS	$t_{RLCL} \ge MAX, C_{L} = 80 pF,$ $t_{OH} = -5 mA, t_{OL} = 4.2 mA$	^t CAC		75		100	ns
t _{a(R)}	Access time from RAS	t _{RLCL} = MAX, C _L = 80 pF, l _{OH} = -5 mA, l _{OL} = 4.2 mA	†RAC		150		200	ns
ta(G)¶	Access time after \overline{G} low	$C_L = 80 \text{ pF, } I_{OH} = -5 \text{ mA,}$ $I_{OL} = 4.2 \text{ mA}$	tGAC	_	45		55	ns
^t dis(CH)	Output disable time after CAS high	$C_L = 80 \text{ pF}, I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	tOFF	0	30	0	35	ns
^t dis(G)	Output disable time after \overline{G} high	C _L = 80 pF, I _{OH} = -5 mA, I _{DL} = 4:2 mA	^t GOFF	0	38	0	38	กร

[§] Figure 1 shows the load circuit; C_L values shown are typical for test system used.



[‡]V_{CC} equal to 5.0 V and the bias on pins under test is 0.0 V

^{\$\}ta(C)\$ and \$t_a(R)\$ must be satisfied to guarantee \$t_a(G)\$.

timing requirements over recommended supply voltage range and operating temperature range

		ALT.	T. SMJ4464-12	
		SYMBOL	MIN MA	UNIT
t _{c(P)}	Page-mode cycle time [†]	tPC_	120	ns
t _{c(PM)}	Page-mode cycle time (read-modify-write cycle) [†]	^t PCM	205	ns
tc(rd)	Read cycle time [†]	^t RC	230	ns
t _C (W)	Write cycle time†	twc	230	ns
¹c(rdW)	Read-write/read-modify-write cycle time [†]	tRWC	320	ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50	ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	50	ns
tw(CL)	Pulse duration, CAS low [‡]	tCAS	60 10,00) ns
tw(RH)	Pulse duration, RAS high	tRP	100	ns
tw(RL)	Pulse duration, RAS low§	tRAS	120 10,00	ns
t _w (W)	Write pulse duration	twp	40	ns
t _{su(CA)}	Column-address setup time	tASC	0	ns
t _{su(RA)}	Row-address setup time	tASR	0	ns
t _{su(D)}	Data setup time	tDS	10	ns
tsu(rd)	Read-command setup time	tRCS	0	ns
t _{su} (WCL)	Early-write command setup time before CAS low	twcs	0	ns
t _{su} (WCH)	Write-command setup time before CAS high	tCWL	40	ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	40	ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20	ns
th(RA)	Row-address hold time	tRAH	15	ns
th(RLCA)	Column-address hold time after RAS low	tAR	80	ns
th(CLD)	Data hold time after CAS low	tDH	35	ns
th(RLD)	Data hold time after RAS low	tDHR	95	ns
th(WLD)	Data hold time after W low	tDH	35	ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0	ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10	ns
th(CLW)	Write-command hold time after CAS low	tWCH	35	ns
th(RLW)	Write-command hold time after RAS low	tWCR	95	ns
tRLCHR	Delay time, RAS low to CAS high	tCHR	25	ns
tRLCH	Delay time, RAS low to CAS high	tCSH	120	ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0	ns
	Delay time, RAS high to CAS low	tRCP	0	ns
^t RHCL	Delay time, CAS low to RAS high	tRSH	60	ns
tCLRH	Delay time, \overline{CAS} low to \overline{W} low (read-modify-write cycle only)#	tcwp	100	ns
tour	Delay time, CAS low to RAS low	tCSR	25	ns
[†] CLRL	Delay time, RAS low to CAS low (maximum value specified only	-Cun	1	
^t RLCL	to guarantee access time)	^t RCD	25 6	0 ns
^t RLWL	Delay time, RAS low to W low (read-modify-write cycle only)#	^t RWD	160	ns
^t GHD	Delay time, G high before data applied at DQ	tGDD	25	ns
trf	Refresh time interval	tREF		4 ms

[†] All cycle times assume $t_t = 5$ ns.

NOTE 3: System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.



[†] In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (t_{w(CL)}).

In a read-modify-write cycle, t_{RLWL} and t_{SU(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_W(RL)).

CAS before RAS refresh option only.

 $^{\#\}overline{G}$ must disable the output buffers prior to applying data to the device.

timing requirements over recommended supply voltage range and operating temperature range

	•	ALT.			SMJ4	SMJ4464-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t _C (P)	Page-mode cycle time [†]	tPC	145		190		ns
t _C (PM)	Page-mode cycle time (read-modify-write cycle) [†]	^t PCM	230		295		ns
t _{c(rd)}	Read cycle time [†]	^t RC	260		330		ns
t _{c(W)}	Write cycle time [†]	twc	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time†	†RWC	345		435		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60	_	80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	60		80		ns
tw(CL)	Pulse duration, CAS low [‡]	tCAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low §	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55	-	ns
t _{su(CA)}	Column-address setup time	tASC	0		0		ns
t _{su(RA)}	Row-address setup time	tASR	0		0		ns
t _{su(D)}	Data setup time	tDS	10		10		ns
t _{su(rd)}	Read-command setup time	tRCS	0		0		ns
tsu(WCL)	Early-write command setup time before CAS low	twcs	0		0		ns
t _{su} (WCH)	Write-command setup time before CAS high	tCWL	45	Ÿ	60		ns
t _{su(WRH)}	Write-command setup time before RAS high	†RWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	[†] CAH	25		45		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		145		ns
th(CLD)	Data hold time after CAS low	t _{DH}	45		55		ns
th(RLD)	Data hold time after RAS low	tDHR	120		155		ns
th(WLD)	Data hold time after W low	^t DH	45	-	55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0	-	ns
th(RHrd)	Read-command hold time after RAS high	¹RRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns
†RLCHR	Delay time, RAS low to CAS high		30		35		
†RLCH	Delay time, RAS low to CAS high	tCHR	150		200		ns
†CHRL	Delay time, CAS high to RAS low	tCSH	0				ns
^t RHCL	Delay time, RAS high to CAS low	1CRP			0		ns
	Delay time, CAS low to RAS high	TRCP	10		15		ns
[†] CLRH	Delay time, CAS low to HAS high Delay time, CAS low to W low (read-modify-write cycle only)#	tRSH	75		100		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)**	tCWD	110		140		ns
†CLRL		tCSR	30		35		ns
[†] RLCL	Delay time, RAS low to CAS low (maximum value specified only	tRCD	25	75	30	100	ns
	to guarantee access time)	1					
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)#	tRWD	185		240		ns
^t GHD	Delay time, G high before data applied at DQ	†GDD	25		35		ns
t _{rf}	Refresh time interval	tREF		4		4	ms

 $^{^{\}dagger}$ All cycle times assume $t_{t} = 5$ ns.

NOTE 3: System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns.



[‡] In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)).

[§] In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_{w(RL)}).

CAS-before-RAS refresh option only.

G must disable the output buffers prior to applying data to the device.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TYPICAL LOAD CIRCUIT


read cycle timing






early write cycle timing VIH RAS V_{IL} tw(RH)-- tRLCL -· tCHRL -TRLCH -٧н CAS v_{1L} tsu(RA) tw(CH) th(RA) - th(CLCA) ٧н DON'T CARE A0-A7 ROW V_{IL} t_{su}(WCL) tsu(WCH) - t_{su}(WRH) th(RLW) V_{iH} DON'T CARE $\overline{\mathbf{w}}$ XDON'T CAREX v_{iL} tw(W) - th(CLD) th(RLD) - V_{IH} DON'T CARE DQ **VALID INPUT** VIL t_{su(D)} VIН Ğ DON'T CARE V_{lL}












page-mode read cycle timing




TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

page-mode write cycle timing A read cycle or read-modify write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated. **Ξ** ₹ 7 ₹ ₹ ₹ F TCHRL th(CLW) (W(RH) su(WCH) tCLRH tw(CL) VALID rsu(D) th(CLW) (PICLCA) tw(CL) tw(CH)P VALID DON'T CARE tsu(D) th(WLD) th(CLW) t_{C(P)} th(CLCA) th(RLD) (h(RLCA) tGHD tal.C. (Q)ns th(RA) t_{su(RA)} g A0-A7 l≥ ıσ CAS RAS NOTE 5:




page-mode read-modify-write cycle timing




TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

hidden refresh cycle






RAS-only refresh cycle timing



CAS-before-RAS refresh cycle timing



APPLICATIONS LITERATURE AVAILABLE

The following literature is available from Texas Instruments for assistance in DRAM system design. Please contact your local TI sales office to obtain a copy.

Application Reports

 The TMS4464 Topology — In order to effectively test the interaction between individual cells in the TMS4464, it is necessary to have a knowledge of the memory array organization and cell topology.
 Cell sensitivity can be tested by accessing surrounding cells and monitoring the selected cell for changes in the stored data. (SMBA641)

Technical Paper Reprints

A 256K DRAM Organized for Applications Solutions — As applications software becomes more sophisticated, the need for high density DRAM will continue to increase. The latest generation of DRAMs, the 256K, will provide four times the amount of memory in the same board area as with 64K DRAMs. In addition, more device features will provide the flexibility to maximize utilization of 256K DRAMs in specific applications. This paper describes a 256K DRAM, its technology and architecture, and how it simplifies the needs of expanding applications. (SMQY001)

Technical Article Reprints

- 256K Dynamic RAM is More Than Just an Upgrade Silicides, lightly doped drain structures are being tuned for mass production of a next-generation part that improves on the 64K workhorse. (SMQY014)
- Designers Weigh Options for 256K Dynamic-RAM Processes Hidden-refresh modes make dynamic RAMs look static, while alternate addressing modes vary width of single parts. (5MQY017)

Related Data Sheets

- SMJ4416 Data Sheet Specifications for the 16K X 4 Dynamic RAM. (SGMS416)
- SMJ4256 Data Sheet Specifications for the 256K X 1 Dynamic RAM. (SGMS256A)

