8961725 0077029 7

TMS4C1024, TMS4C1025, TMS4C1027 1.048.576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEN	10RY) 25E D MAY 1986-REVISED MAY 1988
1,048,576 × 1 Organization	N PACKAGE 7-46-23-15
Single 5-V Supply (10% Tolerance)	(TOP VIEW)
Performance Ranges:	D
ACCESS ACCESS ACCESS READ TIME TIME TIME OR ta(R) ta(C) ta(CA) CYCLE (tRAC) (tCAC) (MAX) (MAX) (MIN) TMS4C10210 100 ns 25 ns 45 ns 190 ns TMS4C10212 120 ns 30 ns 55 ns 220 ns TMS4C10215 150 ns 40 ns 70 ns 260 ns	W 2 17 Q RAS 3 16 CAS TF 4 15 A9 A0 5 14 A8 A1 6 13 A7 A2 7 12 A6 A3 8 11 A5 VCC 9 10 A4
TMS4C1024—Enhanced Page Mode Operatio for Faster Memory Access Higher Data Bandwidth than Conventional Page-Mode Parts	(top view) D □ 1º 26 □ V _{SS} .
 Random Single-Bit Access Within a Row with a Column Address 	₩
TMS4C10254-Bit Nibble Mode Operation - Four Sequential Single Bit Access Within a Row By Toggling CAS	NC ☐ 5 22 ☐ A9
TMS4C1027—Static Column Decode Mode	AO C 0 10 TA 0

[†]The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

A1 10 17 A7 A2 11 16 A6

A3 12 15 A5 VCC 13 14 A4

Pl	N NOMENCLATURE
A0-A9	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
α .	Data Out
RAS	Row-Address Strobe
TF	Test Function
W	Write Enable
Vcc	5-V Supply
Voc	Ground

TMS44C257-256K × 4 Static Column Decode CAS-Before-RAS Refresh

Long Refresh Period . . . 512-Cycle Refresh in 8 ms (Max)

- Random Single-Bit Access Within a Row with

One of TI's CMOS Megabit DRAM Family Including: TMS44C256-256K × 4 Enhanced Page Mode

Only a Column Address Change

3-State Unlatched Output

Low Power Dissipation

Operation

Texas Instruments EPIC™ CMOS Process

All Inputs/Outputs and Clocks Are TTL Compatible

High-Reliability Plastic 18-Pin 300-Mil-Wide DIP or 20/26-Lead Surface Mount (SOJ) **Packages**

Operating Free-Air Temperature 0°C to 70°C

Operations of TI's Megabit CMOS DRAMs Can Be Controlled by TI's SN74ALS6301 and SN74ALS6302 Dynamic RAM Controllers

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texes instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Texas VI POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

Copyright © 1986, Texas Instruments Incorporated

4-151

TMS4C1024, TMS4C1025, TMS4C1027 1.048.576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

T-46-23-15

TEXAS INSTR (ASIC/MEMORY)

description

The TMS4C1024, TMS4C1025, and TMS4C1027 are high-speed, 1,048,576-bit dynamic random-access memories, organized as 1,048,576 words of one bit each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at a low cost.

These devices feature maximum RAS access times of 100 ns, 120 ns and 150 ns. Maximum power dissipation is as low as 330 mW operating and 16.5 mW standby on 120 ns devices.

The EPIC™ technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{CC} peaks are 140 mA typical, and a −1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4C102_ are offered in 18-pin plastic dual-in-line (N-suffix) and 20/26-lead plastic surface mount SOJ (DJ suffix) packages. These packages are guaranteed for operation from 0 °C to 70 °C.

operation

enhanced page mode (TMS4C1024)

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum $\overline{\text{RAS}}$ low time and the $\overline{\text{CAS}}$ page cycle time used. With minimum $\overline{\text{CAS}}$ page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening $\overline{\text{RAS}}$ cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS4C1024 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after $t_a(C)$ max (access time from \overline{CAS} low), if $t_a(CA)$ max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of $t_a(C)$ or $t_a(CP)$ (access time from rising edge of \overline{CAS}).

nibble mode (TMS4C1025)

Nibble-mode operation allows high-speed read, write, or read-write-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time as long as $t_{a(R)}$ and $t_{a(CA)}$ are satisfied. The next sequential bits can be read or written by cycling $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Row A9 and column A9 provide the two binary bits for initial selection, with row A9 being the least-significant address and column A9 being the most significant. Thereafter, the falling edge of $\overline{\text{CAS}}$ will access the next bit of the circular 4-bit nibble in the following sequence.



Data written in a sequence of more than 4 consecutive cycles shall be capable of being read back without exiting from the nibble mode. In a sequence of consecutive nibble-mode cycles the control of the high-impedance state for the data out (Q) pin is determined by each individual cycle. This facilitates fully mixed nibble-mode cycles (e.g., read/write/read-modify-write/read etc.).



1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES TEXAS INSTR (ASIC/MEMORY) T-46-23-15

25E D

static column decode mode (TMS4C1027)

The static column decode mode of operation allows high-speed read, write, or read-modify-write by reducing the number of required signal setup, hold, and transition timings. This is achieved by first addressing the row and column in the normal manner, but after the first access, maintaining CAS low. Subsequently changing the column address produces valid data at ta(CA). The first bit is accessed in the normal manner with read coming out at ta(R) time. Similarly, write or read-modify-write cycle times can be achieved with appropriate toggling of W. The addresses are latched during the write operation, but at the completion of the internal write operation the addresses are unlatched.

address (A0 through A9) (TMS4C1024, TMS4C1025)

Twenty address bits are required to decode 1 of 1,048,576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

address (A0 through A9) (TMS4C1027)

Twenty address bits are required to decode 1 of 1,048,576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (RAS). The ten column-address bits are set up on pins A0 through A9. Row addresses must be stable on or before the falling edges of RAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. In a write cycle, the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ latches the column address bits.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When W goes low prior to CAS (early write), data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of CAS or W strobes data into the on-chip data latch. In an early write cycle, W is brought low prior to CAS and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayedwrite or read-modify-write cycle, CAS will already be low, thus the data will be strobed in by W with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output becomes valid after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ and $t_a(CA)$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level,



TMS4C1024, TMS4C1025, TMS4C1027 8961725 0077032 7 1,048,576-Bit Dynamic Random-Access Memories

T-46-23-15

TEXAS INSTR (ASIC/MEMORY)

25E D

thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.

CAS-before-RAS refresh

CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS [see parameter td(CLRL)R] and holding it low after RAS falls [see parameter td(RLCH)R]. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles.


power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full VCC level is achieved.

test-function pin

During normal device operation the TF pin must either be disconnected or biased at a voltage less than or equal to VCC.

logic symbol†




 $^\dagger This$ symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 18-pin dual-in-line package.



TEXAS INSTR (ASIC/MEMORY) 25E D ----

functional block diagram



Dynamic RAM

/

8961725 0077034 0 | TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES T-46-23-15

TEXAS INSTR (ASIC/MEMORY)	') 25E]
---------------------------	--------	---

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin	
Voltage range on Vcc	
Short circuit output current	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Power dissipation	
Operating free-air temperature range	
Storage temperature range	

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vçc	Supply voltage	4.5	5	5.5	٧
ViH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TMS4C1027-10		TMS4C1025-12 TMS4C1027-12		TMS4C1024-15 TMS4C1025-16 TMS4C1027-15		UNIT
 -	10.11.1.1	I ma	MIN 2.4	MAX	MIN 2.4	MAX	MIN 2,4	MAX	
VOH	High-level output voltage Low-level output voltage	I _{OH} = -5 mA I _{OL} = 4.2 mA	2,4	0.4	2.4	0.4	2.7	0.4	-
V _{OL}	Input current (leakege)	V _I = 0 V to 6.5 V, V _{CC} = 5.5 V, All other pins = 0 V to V _{CC}		±10		±10		±10	μА
lo	Output current (leakage)	$V_O = 0 \text{ V to V}_{CC}$, $V_{CC} = 5.5 \text{ V}$, \overline{CAS} high		±10		± 10		±10	μА
ICC1	Read or write cycle current	Minimum cycle, VCC = 5.5 V		70		60	I	55	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		3		3		3	mA
lcc3	Average refresh current	Minimum cycle, V _{CC} = 5.5 V, RAS cycling, CAS high		65		55		50	mA
ICC4	Average page current (TMS4C1024)	$t_{C(P)}$ = minimum, V_{CC} = 5.5 V, RAS low, CAS cycling		45		35		30	mA
ICC5	Average nibble current (TMS4C1025)	$t_{C(N)}$ = minimum, V_{CC} = 5.5 V, RAS low, CAS cycling for 4 cycles		45		40		30	mA
lCC6	Average static column decode current (TMS4C1027)	t _{C(rdW)SC} = minimum, V _{CC} = 5.5 V, RAS low, CAS cycling		45		35		30	mA

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to Vss.

TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEMORY)

25E D

T-46-23-15

capacitance over recommended supply voltage range and operating free-air temperature range, $\mathbf{f} = \mathbf{1} \, \dot{\mathbf{M}} \mathbf{Hz}$ (see Note 3)

	PARAMETER	MIN	MAX	UNIT
Ci(A)	Input capacitance, address inputs		6	. pF
C _{I(D)}	Input capacitance, data input		. 5	рF
Ci(RC)	Input capacitance, strobe inputs		7	ρF
C _{I(W)}	Input capacitance, write-enable input		7	ρF
	Output capacitance		7	pF

NOTE 3: V_{CC} equal to 5.0 V \pm 0.5 V and the bias on pins under test is 0.0 V.


8961725 0077035 2

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

	DA DA BARRED	ALT.	TMS4C	10210	TMS4C	10212	TMS4C	10215	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	URIT
ta(C)	Access time from CAS low†	†CAÇ		25		30		40	ns
ta(CA)	Access time from column-address†	tCAA		. 45		55		70	ns
ta(R)	Access time from RAS low [†]	†RAC	1	100		120		150	ns
ta(CP)	Access time from column precharge (TMS4C1024 only)	†CAP		50	•	60		75	ns
ta(C)N	Access time from CAS low (TMS4C1025 only)	†NCAC		20		25		35	ns
ta(WHQ)	Access time from W high (TMS4C1027 only)	tWRA		30		35		40	ns
ta(WLQ)	Access time from W low (TMS4C1027 only)	tALW		95		115		120	ris
th(CAQ)	Static column decode mode output hold time after address change (TMS4C1027 only)	†AOH	5		5		5		กร
ħ(WQ)	Static column decode mode output hold time after W low (TMS4C1027 only)	twoH	0		0		Ó		ns
tdis(CH)	Output disable time after CAS high (see Note 4)†	tOFF	0	25	0	30	0	35	ns

[†]Perameters apply uniformly to TMS4C1024, TMS4C1025, TMS4C1027. NOTE 4: t_{dis(GH)} is specified when the output is no longer driven.

PARAMETER MEASUREMENT INFORMATION



VCC = 5 V = 828 n OUTPUT UNDER TEST = 295 Ω CL = 100 pF

(a) LOAD CIRCUIT

(b) ALTERNATE LOAD CIRCUIT

FIGURE 1. LOAD CIRCUITS FOR TIMING PARAMETERS

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS, 77001

4-157

TEXAS INSTR (ASIC/MEMORY) 25E D .

timing requirements over recommended supply voltage range and operating free-air temperature range

	<u> </u>	ALT.	TM84C1024-10		TMS4	C1024-12	TMS4C1024-15			
	•	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
tc(rd)	Read cycle time (see Note 6)	tRC-	190		220		260		ns	
tc(W)	Write cycle time	tWC	190		220		260		ns	
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		ПŠ	
t _C (P)	Page-mode read or write cycle time (see Note 7)	tPC	55		65		80		US	
t _{c(PM)}	Pege-mode read-modify-write cycle time	tPCM	85		100		125		ns	
tw(CH)	Pulse duration, CAS high	tCP_	10		15		25		ns	
tw(CL)	Pulse duration, CAS low (see Note 8)	[‡] CAS	25	10,000	30	10,000	40	10,000	ns	
tw(RH)	Pulse duration, RAS high (precharge)	tRP	80		90		100		ns	
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	^t RAS	100	10,000	120	10,000	150	10,000	ns	
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	TRASP	100	100,000	120	100,000	150	100,000	ns	
tw(WL)	Write pulse duration	tWP	15		20		25		ns	
t _{su(CA)}	Column-address setup time before CAS low	tASC	0		0		0		ns	
t _{su(RA)}	Row-address setup time before RAS low	t _{ASR}	0		0		0		. ns	
t _{su(D)}	Data setup time (see Note 10)	tDS	0		0		0		ns	
tsu(rd)	Read setup time before CAS low	tRCS	0		0		0	,	ns	
t _{su(WCL)}	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ПS	
	W-low setup time before CAS high	tcwL	25		30		40		ns	
	W-low setup time before RAS high	tRWL	25		30		40		ns	
	Column-address hold time after CAS low	[‡] CAH	20		20		25		ns	
th(RA)	Row-address hold time after RAS low	trah	15		15	·	20		ns	
th(RLCA)	Column-address hold time after RAS low (see Note 12)	t _{AR}	70		80	.,.	100		n8	
th(D)	Data hold time (see Note 10)	toH	20		25		30		กร	
th(RLD)	Data hold time after RAS low (see Note 12)	t _{DHR}	70		85		110		ns	
th(CHrd)	Read hold time after CAS high (see Note 15)	tRCH	0		0		0		ns	
th(RHrd)	Read hold time after RAS high (see Note 15)	tRRH	10		10		10		ns	
th(CLW)	Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns	
th(RLW)	Write hold time after RAS low (see Note 12)	twcn	70		85		100		лв	
td(RLCH)	Delay time, RAS low to CAS high	tCSH	100		120		150		ns	
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		ns	
td(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30		40		ns	
td(CLWL)	Delay time, CAS low to W low (see Note 13)	^t CWD	25		30		40	,	ns	
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	80	25	95	30	115	NS	
td(RLCA)	Delay time, RAS low to column-address (see Note 14)	†RAD	20	55	20	65	25	80	пз	

Continued next page.

NOTES:

- 5. Timing measurements in this table are referenced to VIL max and VIH min.
- 6. All cycle times assume $t_t=5$ ns. 7. To guarantee $t_{\rm C}(p)$ min, $t_{\rm SU}(CA)$ should be greater than or
- equal to tw(CH).

 8. In a read-modify-write cycle, td(CLWL) and tau(WCH) must be observed.
- 9. In a read-modify-write cycle, $t_{d(RLWL)}$ and $t_{su(WRH)}$ must be observed.
- 10. Referenced to the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations.
- 11. Early write operation only.
 12. The minimum value is measured when t_{d(RLCL)} is set to td(RLCL) min as a reference. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.
- 15. Either th(RHrd) or th(CHrd) must be satisfied for a read



25E D .

TEXAS INSTR (ASIC/MEMORY)

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS4C	1024-10	TMS4C	1024-12	TMS4C	1024-15	
		SYMBOL	MIN	MAX	MW	MAX	MIN	MAX	UNIT
td(CARH)	Delay time, column-address to RAS high	tRAL	45		55		70		ns
td(CACH)	Delay time, column-address to CAS high	tCAL .	45		55		70		ns
td(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	100		120		150		ns
td(CAWL)	Delay time, column address to ₩ low (see Note 13)	tAWD	45		55		70		ns
td(RLCH)B	Delay time, RAS low to CAS high, (see Note 16)	tCHR	25		25		30		ns
td(CLRL)R	Delay time, CAS low to RAS low, (see Note 16)	tCSR	10		10		15		ns
td(RHCL)R	Delay time, RAS high to CAS low	tRPC	0		0		0		ns
trf	Refresh time interval	†REF		8		8		8	ms
t _t	Transition time	tr	3	50	3	50	3	50	ns

NOTES: 13. Read-modify-write operation only, 16. CAS-before-RAS refresh only,

Dynamic RAMs

25E D . TEXAS INSTR (ASIC/MEMORY)

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS40	1025-10	TM84C	1025-12	TMS40	1025-15	
		SYMBOL	MIN	MAX	MIN.	MAX	MIN	MAX	UNIT
t _{c(rd)}	Read cycle time (see Note 6)	tRC	190		220		260		ns
t _c (W)	Write cycle time	twc	190		220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		กร
t _c (N)	Nibble-mode read or write cycle time	tNC	40		50		70		ns
tc(rdW)N	Nibble-mode read-modify-write cycle time	tNRMW	65		75		110		ns
tw(CH)	Pulse duration, CAS high	†CP	10		15		25		r18
tw(CL)	Pulse duration, CAS low (see Note 8)	†CAS	20	10,000	25	10,000	35	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	80		90		100		ns
t _W (RL)	Pulse duration, RAS low (see Note 9)	†RAS	100	10,000	120	10,000	150	10,000	пs
tw(WL)	Write pulse duration	tWP	15		20		25		ns
t _{su(CA)}	Column-address setup time before CAS low	tASC	0		0		0		ns.
t _{su(RA)}	Row-address setup time before RAS low	tASR	0		0		- 0		ns
t _{su(D)}	Data setup time (see Note 10)	tps	0	, .	0		0		ns
t _{su(rd)}	Read setup time before CAS low	tRCS	0		0		0		П8
t _{8U} (WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
t _{su} (WCH)	W-low setup time before CAS high	tCWL	20		25		35		ns
	W-low setup time before RAS high	tRWL	20		25		35		กร
th(CLCA)	Column-address hold time after CAS low	tCAH .	20		20		25	-	ns
th(RA)	Row-address hold time after RAS low	tRAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	^t AR	70		80		100		ns
th(D)	Data hold time (see Note 10)	tDH	20		25		35		ns
th(RLD)	Data hold time after RAS low (see Note 12)	†DHR	70		85		110		ns
th(CHrd)	Read hold time after CAS high	†RCH	0		0		0		TIS.
th(RHrd)	Read hold time after RAS high	TRRH	10		10		10		Na
th(CLW)	Write hold time after CAS low (see Note 11)	tWCH	20		25		30		ns
th(RLW)	Write hold time after RAS low (see Notes 11 and 12)	†WCR	70		85	•	100		ns
td(RLCH)	Delay time, RAS low to CAS high	tcsH	100		120		150	•	กร
	Delay time, CAS high to RAS low	tCRP	0		0		. 0		ns
td(CLRH)	Delay time, CAS low to RAS high	tash	20		26		35		ns.
†d(CLWL)	Delay time, CAS low to W low (see Note 13)	tcwp	20		25		35		ns
td(RLCL)	The state of the s	tRCD	25	80	25	96	30	115	ns
td(RLCA)	Delay time. RAS low to column-address	tRAD	20	55	20	65	25	80	ns

Continued next page.

NOTES:

- 5. Timing measurements in this table are referenced to V_{IL} max
- and ViH min.

 6. All cycle times assume $t_t=5$ ns.

 8. In a read-modify-write cycle, $t_d(CLWL)$ and $t_{su}(WCH)$ must be observed.
- 9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed.
- 10. Referenced to the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations. 11. Early write operation only.
- 12. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

 13. Read-modify-write operation only.
- 14. Maximum value specified only to guarantee access time.



1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D

T-46-23-15

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

	-	ALT.	TMS4C	1025-10	TMS4C	1025-12	TM84C	1025-15	UNIT
	•	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	ONLI
td(CARH)	Delay time, column-address to RAS high	†RAL	45,		55		70		ns
td(CACH)	Delay time, column-address to CAS high	tCAL	45		55		70		ns
td(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	100		120		150		ns
T-J/C ANAM S	Delay time, column address to ₩ low (see Note 13)	tAWD	45		55		70		пs
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	[†] CHR	25		25		30		ns
	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		15		ns
td(RHCL)R	Delay time, RAS high to CAS low	tRPC	.0		0		0		ns
	Refresh time interval	tREF		8		8		8	ms
tt	Transition time	tγ	3	50	3	50	3	50	ns

NOTES: 13. Read-modify-write operation only.
16. CAS-before-RAS refresh only.

25E D

TEXAS INSTR (ASIC/MEMORY)

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS4C1027-10		TMS4C1027-12		TMS4C1027-15		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{c(rd)}	Read cycle time (see Note 6)	^t RC	190		220		260	* * *	ns
tc(W)	Write cycle time	twc	190		220		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	220		255		305		ns
tc(rd)SC	Static column decode mode read cycle time	tscr	50		60		8		ns
t _c (W)SC -	Static column decode mode write cycle time	tscw	50		60		90		R8
tc(rdW)SC	Static column decode mode, read-modify-write cycle time	tscrdw	100		120		150		nŝ
tw(CH)	Pulse duration, CAS high	tCP	10		15		25		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	†CAS	25	10,000	30	10,000	40	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge)	tRP	80		90		100		N8
t _{w(RL)}	Non-static column decode mode pulse duration, RAS low (see Note 9)	tRAS	100	10,000	120	10,000	150	10,000	пŝ
tw(RL)P	Static column decode mode pulse duration, RAS low (see Note 9)	^t rasp	100	100,000	120	100,000	150	100,000	ns
tw(WL)	Write pulse duration	tWP	15		20		25	,	ns
tw(CA)	Static column decode mode column-address pulse duration	tADP	45		55		70		ns
tw(WH)	Static column decode mode W high pulse duration, inactive	tWi	10		15		25		ns
t _{su(CA)}	Column-address setup time before CAS, W low (see Note 10)	tASC	0		0		0		ns
tsu(CAR)	Column-address setup time before RAS	tCAR	50		60		75		ns
t _{su(RA)}	Row-address setup time before RAS low	tASR	0		0		0		ns
t _{su(D)}	Data setup time	tDS	0		0		0		пв
t _{su(rd)}	Read setup time before CAS low	tRCS	0	· · · ·	0		0		ns
t _{su(WCL)}	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ກຣ
t _{su(WCH)}	W-low setup time before CAS high	tcwL	25		30		40		ns
	W-low setup time before RAS high	tRWL	25		30		40		ns
t _{su(WRH)}	Setup time, Whigh to CAS high for early write,	tWH	0		0		0		ns
th(CA)	Column-address hold time after CAS, W low (see Note 10)	tCAH	20		20		25		ns
th(RA)	Row-address hold time after RAS low	tRAH	15		15		20		ns
th(RLCA)	Column-address hold time after RAS low (see Note 18)	tAR	100		120		150		กร

Continued next page.

NOTES:

- 6. All cycle times assume t_t = 5 ns.
- 8. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed.
- 9. In a read-modify-write cycle, td(RLWL) and tsu(WRH)
- must be observed.

 10. Referenced to the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations.
- 11. Early write operation only.
- 18. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.

25E D _

Dynamic RAMs

TEXAS INSTR (ASIC/MEMORY)

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. TMS4C1027-10		TMS4C1027-12		TMS4C1027-15		UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
th(D)	Data hold time (see Note 10)	^t DH	20		25		30		ns
th(RLD)	Data hold time after RAS low (see Note 17)	tDHR	70		85		110		ns
th(CHrd)	Read hold time after CAS high (see Note 18)	†RCH	0		• 0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 18)	†RRH	10		10		10		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twch	20		25	-	30		ns
th(RLW)	Write hold time after RAS low (see Note 17)	twcn	70		85		100		กร
th(RHCA)	Column-address hold time after RAS high	†AH	10		15		15	,	ns
th(WLCA2)	Static column decode mode second column- address hold time after W low (see Note 13)	tAHLW	95		115		135		ns
td(RLCH)	Delay time, RAS low to CAS high	^t CSH	100		120		150		ns
td(CHRL)	Delay time, CAS high to RAS low	[‡] CRP	0		0		0		пз
td(CLRH)	Delay time, CAS low to RAS high	tRSH	25		30	·	40		ns
td(CLWL)	Delay time, CAS low to W low (see Note 13)	tcWD	25		30		40		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 14)	tRCD	25	80	25	95	30	115	ns
^t d(RLCA)	Delay time, RAS low to column address (see Note 14)	tRAD	20	65	20	65	25	80	nŝ
td(WLCA)	Delay time, W low to column address	tLWAD	25	50	30	60	35	70	ns
td(CARH)	Delay time, column-address to RAS high	†RAL	45		55		70		ns
td(CACH)	Delay time, column-address to CAS high	tCAL	45		55	•	70		ns
td(RLWL)	Delay time, RAS low to W low (see Note 13)	tRWD	100		120		150		ns
td(RLWL2)	Static column decode mode delay time, RAS low to second W low	^t RSW	100		120	•	150		ns
td(CAWL)	Delay time, column address to ₩ low (see Note 13)	^t AWD	45		55		70		ns
td(WQ)	Delay time, ₩ high to output transition from high impedance to active	tow	0		0		0		ns
td(RLCH)R	Delay time, RAS low to CAS high, (see Note 16)	tCHR	25		25		30		กร
td(CLRL)R	Delay time, CAS low to RAS low (see Note 16)	tCSR	10		10		15		ns
td(RHCL)R	Delay time, RAS high to CAS low (see Note 16)	tRPC	0		0		0		ns
^t rf	Refresh time interval	tREF		8		8		8	ms
tt	Transition time	tr	3	50	3	50	3	50	ns


NOTES:

(concluded)


- 10. Referenced to later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations.


- Early write operation only.
 Read-modify-write operation only.
 Maximum value specified only to guarantee access time.
- 16. CAS-before-RAS refresh only.
- 17. The minimum value is measured when td(RLCA) is set to td(RLCA) min as a reference.
 18. Either th(RDrd) or th(CHrd) must be satisfied for a read cycle.

NSTRUMENTS POST-OFFICE BOX 1443 . HOUSTON, TEXAS 77001










NOTE 19: Output may go from high impedance to an invalid state prior to the specified access time.


۷он VOL

TEXAS INSTR (ASIC/MEMORY) 25E D _



25E D .

TEXAS INSTR (ASIC/MEMORY) early write cycle timing




NOTE 10: Referenced to the later of CAS or W in the write operations.

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001


4-167

TEXAS INSTR (ASIC/MEMORY) 25E I

write cycle timing




TEXAS INSTR (ASIC/MEMORY) 25E D _ T-46-23-15 write cycle timing



NOTE 10: Referenced to the later of CAS or W in the write operation.

TEXAS INSTR (ASIC/MEMORY) 25E D


read-write/read-modify-write cycle timing



1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15


read-write/read-modify-write cycle timing



Dynamic RAMs

4

enhanced page-mode read cycle timing




NOTES: 20. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.

21. Access time is $t_{a(CP)}$ or $t_{a(CA)}$ dependent.

22. Output may go from three-state to an invalid data state prior to the specified access time.

T-46-23-15 TEXAS INSTR (ASIC/MEMORY) 25E D

enhanced page-mode write cycle timing




NOTES: 23. A read cycle or a read-modify-write cycles can be intermixed with write cycle as long as read and read-modify-write timing specifications are not violated.

24. Referenced to CAS or W, whichever occurs last.

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

25E D TEXAS INSTR (ASIC/MEMORY)

enhanced page-mode read-modify-write cycle timing



NOTES: 22. Qutput may go from three-state to an invalid data state prior to the specified access time.


25. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.



1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D nibble-mode read cycle timing


T-46-23-15



Dynamic RAMs

TEXAS INSTR (ASIC/MEMORY) 25E D


nibble-mode write cycle timing




1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

T-46-23-15 TEXAS INSTR (ASIC/MEMORY) 25E D _

nibble-mode read-modify-write cycle timing



INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001 Dynamic RAMs



NOTE 19: Output may go from high impedance to an invalid data state prior to the specified access time.


1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY)

25E D

T-46-23-15

static column decode mode read cycle timing




NOTE 19: Output may go from high impedance to an invalid data state prior to the specified access time.

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

4-179

TEXAS INSTR (ASIC/MEMORY) 25E D

static column decode mode early write cycle timing




25E D

TEXAS INSTR (ASIC/MEMORY)

T-46-23-15


static column decode mode write cycle timing



TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D

static column decode mode read-modify-write cycle timing with $\overline{\text{CAS}}$ cycling




NOTE 19: Output may go from high impedance to an invalid date state prior to the specified access time.

1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D . T-46-23-15

static column decode mode with read-modify-write cycle timing



Texas VI Instruments POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

4-183

TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEMORY) 25E D hidden refresh cycle T-46-23-15 REFRESH CYCLE MEMORY CYCLE REFRESH CYCLE •tw(RH) RAS VIL td(RLCH)R -tw(CL) VIH CAS V_{IL} tau(CA) ta(C) tdis(CH) -VOH VALID DATA VOL


TMS4C1024, TMS4C1025, TMS4C1027 1,048,576 BIT DYNAMIC RANDOM-ACCESS MEMORIES

T-46-23-15


25E D

TEXAS INSTR (ASIC/MEMORY)

automatic (CAS-before-RAS) refresh timing



device symbolization



TMS4C1024, TMS4C1025, TMS4C1027 1,048,576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEMORY) 25E

SUPPORT LITERATURE AVAILABLE

The following literature is available from Texas Instruments for assistance in DRAM design. Please contact your local TI sales office to obtain a copy.

1 MEGABIT DRAM FAMILY DATA SHEETS

- TMS44C256 Specifications for the 1 Megabit DRAM organized 256K imes 4 with enhanced page mode access. (SMGS256)
- TMS44C257 Specifications for the 1 Megabit DRAM organized 256K × 4 with static column decode, (SMGS257)

Single-In-Line Package Memory Modules

- TM024GAD8, TM024EAD9 Specifications for the socketable 1 Megabit × 8 and 1 Megabit × 9 Single-In-line Package memory modules. (SMMS102C)
- $\textbf{TM024HAC4} \textbf{Specifications for the leaded 1 Megabit} \times \textbf{4 Single-In-line Package memory module.}$ (SMMS104A)

DESIGN CONSIDERATIONS

Megabit DRAM Topology — The information in this report is useful in developing algorithms for cell sensitivity tests on Ti's 1 Megabit DRAM configurations. (SMGA001)

TECHNICAL ARTICLE REPRINTS

- 1 Megabit Memories Demand New Design Choices Discusses technical, technological, operational, and packaging issues pertaining to Megabit DRAMs. (SMZY018)
- 1-Megabit DRAMs Spark Tech Advances Chip designers are proposing technological changes promising to significantly alter the design and layout landscape of the next generation of memory boards. (SMZY020)

Dynamic RAMs

Elizabeth Gunther, Charles Hutchins, and Paul Peterson

The competitive nature of the semiconductor industry has driven vendors to minimize the size of electronic components, so that more functions can be achieved in a given volume. In addition, improved electrical performance, decreased mass, and the potential for lower system cost are all by-products of compacted packaging and circuitry which hold interest to component manufacturers and users alike.

Surface Mount Technology (SMT) offers an excellent method of reducing component size. A typical memory array can be reduced to 50 percent of its original PWB size with single-sided mounting, and 25 to 30 percent with doublesided mounting. Logic designs cannot achieve the same dramatic reduction, but decreases up to 40 to 60 percent can be achieved for single-sided and double-sided assemblies respectively.

The key design and manufacturing process issues must be understood in order to fully reap the benefits of Surface Mount Technology. This article gives a general overview of the key aspects of design, process, and manufacturing of surface mounted assemblies, and offers surface mount as an opportunity to lower a system's cost without sacrificing reliability.

Components

Most surface mount components are at least one-third the size of the comparable through-hole mounted device (Figure 1). The 68-pin chip carrier is approxmiately one square inch, while the 64-pin DIP is approximately three square inches. The 20-pin chip carrier is slightly larger than 0.1 square inch, while the 20-pin DIP is 0.3 square inch. Similarly, other IC packages are reduced to approximately one-third the size of comparable lead count packages. The passive components




Figure 1. Component Site Reduction

occupy approximately one-tenth the board area, and this is why they have been used in most small consumer products built in the last couple of years.

25E D

There were many references in the recent past to problems with component availability, cost, and standardization. This area of SMT has probably received more attention than any other. Several recent magazine articles now state that significantly more components (particularly actives) are now available and that cost parity has been achieved on most of them. The effort by various industry committees on standardization has also been effective.

Thus, although more needs to be accomplished in these areas, a designer can begin a project with confidence that there will be no insurmountable barriers in this area. There are several consultants and subcontract assembly companies to assist in this effort. It is strongly recommended that all new designs utilize some form of SMT, particularly when space is an important consideration.

Process

The process to manufacture a surface mount assembly (SMA) is very simple. It consists of four basic steps, as shown in Figure 2. First, the solder paste is screened on the PWB. Then the component is placed on the board, with due care to get it positioned correctly. Typical geometries require placement accuracy of less than plus/minus 4 mils. Next the solder is reflowed with either a vapor phase or infrared system. Finally, the assembly is cleaned and is now ready for test. This process, although simple in concept, relies on board and component planarity and solderability. These are easily achievable with the chip carriers and memory modules we will discuss later.

Texas Instruments has installed a Surface Mount Technology Center at its plant in Houston, Texas. At this center, we have a complete and flexible engineering line to assist our customers in converting to Surface Mount Technology.

The engineering line is equipped with a screen printer, pick and place system, vapor phase reflow, and clean-up station that will easily handle PWBs up to 9" × 10". Larger boards up to 14" × 16" can be processed with some additional care. TI uses this engineering line to produce its prototype and demo boards. It is also available to any of TI's customers, free of charge, for use in building test or prototype

'The effectiveness of the assembly process can be characterized by the number of unacceptable solder joints formed during the process. Unacceptable joints are defined by their electrical and mechanical (strength and reliability) characteristics. The major problem is open solder joints, followed by bridging and misregistration.

Applications Information




Figure 2. Basic Process Steps

Open circuits are detected at electrical test and are the first defects detected after soldering. At Texas Instruments, 10 PPM or less is the desirable defect level. Several factors that contribute to open solder joints were identified during production start-up. Lead tip planarity of the J-leaded plastic chip carriers is the most important factor in obtaining acceptable process yields. Lead position, lead finish, solder paste composition, and PWB solderability affect process yield as well

Experiments in which lead tip planarity was confined to specific limits between 1 to 7 mils indicate that a 2 mil planarity requirement produces acceptable results with the process currently in use. Little gain in yield was noted at a 1 mil planarity requirement.

Another interesting result showed that silver in the process, either as a lead finish or in the solder paste, improves yields significantly. One explanation may have to do with the dynamics of the solder during the reflow process as they are affected by the different surface forces acting in the silver and non-silver process.

Design

The design of the PWB, in addition to providing the component interconnections, will provide the proper amount and correct placement of solder paste for a strong fillet formation. The wave soldering process, by comparison, provides a semi-infinite amount of solder, whereas the SMT process will provide only a predetermined amount. Thus, the component connection pad must be correctly placed and be of the proper size.

Further, consideration must be given for inspection, testing, and rework. The density achievable can lead to severe problems at these points if understanding and due care are not exercised in the design. The project team should include members from manufacturing, testing, QA, and purchasing, in addition to the design engineers, from the start. The design and processing of test boards is strongly recommended to provide experience and direction for the major project.

Figure 4 shows the standard footprint for all Small Outline (SO) packages. The larger and more important fillet of an SO package is on the inside of the gull-wing lead. The solder pad, or land, should therefore be designed to extend

this fillet. From Table 1 we can see all packages have 50 mil centers with 25 mil spacings between lands. This allows the designer enough space to put traces between pads, and also reduces the occurrence of solder bridging of adjacent lands. Table 1 also summarizes the suggested land lengths and placement, depending on the terminal count of the SO. While not an absolute solution, these land sizes offer a conservative design solution that will meet most vendors' specifications and provide a mechanically and electrically sound solder

slightly under the body of the package in order to optimize

Geometries

- Trace Width/Space
- IC Lead Solder Pad Size
- Via Hole Size
- Via Pad Size
- Cap/Resistor Pad Size
- Solder Mask

8/8 Mil. Min., 10/10 Mil. Typ. 25 \pm 5 Mil. \times 70 \pm 10 Mil.


20 MIL DIA 40 MIL DIA


MAX Dimensions of Component

= 20 MHL Beyond Metalization

10 Mil. Inside Metallization


5 Mil Larger than IC/Component Pad





Passive Component Pad

Figure 3. PWB Design Guidelines






Figure 4. Standard SOIC Footprint .

Table 1. SOIC Footprint Dimensions

No. of Terminals	A	В	Z	D	E
8	.175	.250	.050	.025	.050
14	.325	.250	.050	.025	.050
16	.375	.250	.050	,025	.050
20	.476	.430	.070	.025	.050
24	.575	.430	.070	.025	.050

TEXAS INSTR (ASIC/MEMORY) 25E D

Teat	4164A PLCC	4164 DIP	Units			
Life Test, 125°C	42	64	Fits*-60% UCL			
85℃/85% RH	0.17	0.37	%/1000 Hours			
Autoclave	0.17	0.98	%/240 Hours			
T/C-65/150	0.52	1.44	%/1000 Cycles			
T/C 0/125	0.0	0.0	%/2000 Cycles			
*Derated to 55°C Assuming 0.5EV Activation Energy						

Figure 5. Failure Rate Comparison 4164A PLCC VS DIP

Manufacturing

The SMT manufacturing area must have the following basic equipment:

- Solder Paste Printer
- Component Pick and Place Machine
- Solder Paste Reflow Machine
- Clean-up System
- Inspection/Process Control Aids
- Electrical Test

The criteria for choosing the above is determined mainly by the size(s) and quantity of PWBs per month, the gross number of components per PWB, and the number of different components per PWB.

The size of the largest PWB is an important criterion in the choice of all of the major items. The printer, pick and place, reflow, and clean-up must all be able to handle it with no difficulty or process nonuniformity. The number and size of the various PWBs that may be produced will secondarily be considered for ease of set up and changeover in the printer and pick and place. The pick and place machine(s) will

probably be the most expensive item in the list above and therefore, should get the most attention.

The gross number of components and PWBs will provide data for choosing the pick and place. Component per hour placement speed should be checked in actual operation, as the interrelationship may affect ultimate speed. The number of different components per board will determine how many feeders and what types of feeders will be required. This is a very key issue, as well as the accuracy of placement.

Reflow

The solder reflow is easily achieved with any of the commercially available equipment. Subtle differences between vapor phase, either batch or in-line, and infrared are overshadowed by the choice of solder paste and the solderability/planarity issue. A batch vapor phase is extremely flexible for different sizes of boards with different component counts. The in-line vapor phase is a good choice for a more automated processing line with standard or similar sized boards. The infrared has the advantage of being less expensive to operate, but requires more alteration to set up the time-temperature profile for a different size PWB. This would be a minimal problem on a manufacturing line building high volumes of the same board.

Clean-up

The most popular flux for SMT is the mildly activated rosin flux (RMA). This was developed in the days of vacuum tube assembly when clean-up was next to impossible. It is noncorrosive but provides sufficient fluxing action for good quality components and PWBs. Thus it is the preferred choice for SMAs with small spacings under most passives and SOICs, where complete cleaning is difficult. A mild solvent, such as Freon TMS, is generally sufficient to achieve a good visual cleanup, and there are several systems available that provide hot vapor, spray, or ultrasonic de-fluxing.

Reliability

With the smaller surface mount packages, there is some concern about component reliability. Texas Instruments addressed the overall DRAM reliability issue several years ago. Through an extensive task force effort, the major problems of the life test, humidity performance, and temperature cycle were identified. The best solutions to these problems required several changes in the design and process of the silicon chip. In doing so, the reliability of the DRAM chip became independent of the package used. Thus, the 64K DRAM in the plastic chip carrier package performs equivalently to the same chip in a DIP as shown in Figure 5. Similar data is available on most semiconductor ICs.

An additional reliability concern originates in the surface mount solder reflow process, which submits components to higher reflow temperatures more suddenly than the wave-soldering methods of DIP components, with oftentimes repeated reflow cycles for rework and repair.

The best method for resolving this issue involves comparing the temperature-time differential of the vapor phase or infrared solder reflow process to the standard temperature

$$\frac{215^{\circ}\text{C} - 25^{\circ}\text{C}}{45 \text{ sec}} = \frac{190^{\circ}\text{C}}{45 \text{ sec}}$$

equaling approximately 4°C/sec. The infrared solder reflow method submits the ICs to a similar, yet less severe temperature over time change of 3°C/second. Comparing these temperature profile ramp-ups to that which a surface mount component undergoes in a temperature cycling reliability test proves that there should be no concern over damage to the component during reflow. In the temp cycling test, the surface mount components were submitted to 1000 cycles of sudden cycling from 150°C to -65°C within three seconds. This represents a temperature-time differential of:

$$\frac{150^{\circ}\text{C} - (-65^{\circ}\text{C})}{3} = \frac{215^{\circ}\text{C}}{3 \text{ sec}} = \frac{70^{\circ}\text{C}}{\text{sec}}$$

with less than 0.5 percent failures.




Figure 6. Typical Temperature Profile for In-Line Vapor Phase Reflow




Figure 7. Typical IR Reflow System Profile

Since the surface mounted components were able to withstand a 70°C/second temperature change of 1000 cycles, they should be able to withstand the less severe conditions of a 4°C/second damage during reflow without reliability degradation.

Another concern in the solder reflow processing of surface mount components is the dwell time in reflow temperatures of 215°C or above. The dwell time for a small PWB populated with surface mount devices is about 20 seconds. For a larger board of about 10"×12" up to 50 seconds is needed for reflow. A generalized component degradation curve, relating accumulated time and temperature, can be assumed to exist. The shape of the curve for this discussion is assumed to be a decaying parabolic for simplicity and conservatism. There are two generally known points of this curve. The flame retardant mold compound (FRMC) of a plastic package starts to break down at 300°C in two to three seconds. Also, the molding and curing of a surface mount device is performed over several hours at 175°C. These two points are shown on the generalized curve shown in Figure 8, with the "safe" region being the area under the curve. Two points that fall within this region are the industry standard practice of solder dipping leads of several types of ICs, and of the soldering plastic devices on the bottom with Type III surface mount assembly, each submerges the component for three to four seconds in a solder wave.




Figure & General Plastic Degradation Curve

25E D Summary

Surface mount assembly techniques provide a significant advantage in cost, volume, and reliability over the current "thru-hole" technology. These are well documented, and the manufacturing equipment and related products are becoming readily available to support new production lines. Also, as experience grows, improved products and ideas are developed from the cooperative efforts of vendors and users in standardization organizations and in problem-solving sessions. The broad selection of package types and product technologies available now are sufficient to begin conversion of existing electronic system products for size reduction or feature enhancement. Definitely, new products should be designed with surface mount technology.