



### T-75-11-09 TP3052/TP3052-1/TP3053/TP3053-1 TP3054/TP3054-1/TP3057/TP3057-1 Serial Interface CODEC/FILTER COMBO™ Family

### **General Description**

The TP3052, TP3053, TP3054, TP3057 family consists of μ-law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded  $\mu$ -law or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded µ-law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

#### **Features**

- Complete CODEC and filtering system (COMBO) including:
  - Transmit high-pass and low-pass filtering
  - Receive low-pass filter with sin x/x correction
  - Active RC noise filters
  - --- μ-law or A-law compatible COder and DECoder
  - Internal precision voltage reference
  - Serial I/O interface
  - Internal auto-zero circuitry
- μ-law with signaling, TP3020 or TP5116A timing-TP3052
- µ-law with signaling, TP5116A family timing—TP3053
- μ-law without signaling, 16-pin-TP3054
- A-law, 16-pin-TP3057
- Meets or exceeds all D3/D4 and CCITT specifications
- ±5V operation
- Low operating power-typically 60 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density
- Dual-In-Line on PCC surface mount packages


### Connection Diagrams (Continued on Page 15)

### **Dual-In-Line Package** <u>16</u> vFxi + GNDA VFa0 13 TSx Vcc 12 FS<sub>X</sub> Da BCLKe/ BCLKx CLKSEL MCLKs/

**Top View** Order Number TP3054J, TP3054J-1, TP3057J or TP3057J-1

See NS Package Number J16A


### **Plastic Chip Carriers**



Order Number TP3052V or TP3052V-1 See NS Package Number V20A

TL/H/5510-1





## **Pin Description**

Symbol	Function	Symbol	Function
$V_{BB}$	Negative power supply pin. $V_{BB} = -5V \pm 5\%$ .	SFR	When high during $FS_R$ , this input indicates a receive signal frame.
GNDA	Analog ground. All signals are referenced to this pin.	SIGR	The eighth bit of the PCM data appears at this output after each receive signalling
VF <sub>R</sub> O	Analog output of the receive power amplifier.	SIG <sub>X</sub>	frame. Signal data input. Data at this input is in-
V <sub>CC</sub>	Positive power supply pin. $V_{CC} = +5V \pm 5\%$ .		serted into the 8th bit of the PCM word during transmit signaling frames.
FSR	Receive frame sync pulse which enables BCLK <sub>B</sub> to shift PCM data into D <sub>B</sub> . FS <sub>B</sub> is	SFX	When high during FS <sub>X</sub> , this input indicates a transmit signaling frame.
	an 8 kHz pulse train. See Figures 2 and 3 for timing details.	MCLKX	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be
D <sub>R</sub>	Receive data input. PCM data is shifted into $D_R$ following the FS $_R$ leading edge.		asynchronous with MCLK <sub>R</sub> . Best performance is realized from synchronous opera-
BCLK <sub>R</sub> /CLKSEI	The bit clock which shifts data into D <sub>R</sub> after the FS <sub>R</sub> leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master	FS <sub>X</sub>	tion.  Transmit frame sync pulse input which enables BCLK <sub>X</sub> to shift out the PCM data on D <sub>X</sub> . FS <sub>X</sub> is an 8 kHz pulse train, see <i>Figures 2</i> and <i>3</i> for timing details.
MCLK <sub>R</sub> /PDN	clock in synchronous mode and BCLK <sub>X</sub> is used for both transmit and receive directions (see Table 1).  Receive master clock. Must be 1.536	BCLK <sub>X</sub>	The bit clock which shifts out the PCM data on D <sub>X</sub> . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK <sub>X</sub> .
	MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>X</sub> , but should be	$D_{X}$	The TRI-STATE® PCM data output which is enabled by FS <sub>X</sub> .
	synchronous with MCLK <sub>X</sub> for best performance. When MCLK <sub>R</sub> is connected	TSX	Open drain output which pulses low during the encoder time slot.
	continuously low, MCLK <sub>X</sub> is selected for all internal timing. When MCLK <sub>R</sub> is con-	GS <sub>X</sub>	Analog output of the transmit input amplifier. Used to externally set gain.
	nected continuously high, the device is powered down.	VF <sub>X</sub> I-	Inverting input of the transmit input amplifier.
		VF <sub>X</sub> I+	Non-inverting input of the transmit input amplifier.

# T- 75-11-09

### **Functional Description**

#### POWER-UP

TP3052/TP3052-1/TP3053/TP3053-1/TP3054/TP3054-1/TP3057/TP3057-

When power is first applied, power-on reset circuitry initializes the COMBO and places it into a power-down state. All non-essential circuits are deactivated and the Dx and VFRO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>R</sub>/PDN pin and FS<sub>X</sub> and/or FS<sub>R</sub> pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKR/PDN pin high; the alternative is to hold both FSX and FSR inputs continuously low-the device will power-down approximately 2 ms after the last FSX or FSR pulse. Power-up will occur on the first FSX or FSR pulse. The TRI-STATE PCM data output, Dx, will remain in the high impedance state until the second FS<sub>X</sub> pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLKX and the MCLKR/PDN pin can be used as a power-down control. A low level on MCLK<sub>R</sub>/PDN powers up the device and a high level powers down the device. In either case, MCLKx will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLKX and the BCLKR/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz. 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLKR/CLKSEL pin, BCLKX will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLKR/ CLKSEL. In this synchronous mode, the bit clock, BCLKX, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLKX.

Each FSX pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled Dx output on the positive edge of BCLKx. After 8 bit clock periods, the TRI-STATE DX output is returned to a high impedance state. With an FSR pulse, PCM data is latched via the DR input on the negative edge of BCLKX (or BCLKR if running). FSX and FSR must be synchronous with MCLK<sub>X/R</sub>

TARLE I Selection of Master Clock Frequencies

	Master Clock Frequency Selected					
BCLK <sub>R</sub> /CLKSEL	TP3057	TP3052 TP3053 TP3054				
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz				
0	1.536 MHz or 1.544 MHz	2.048 MHz				
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz				

### **ASYNCHRONOUS OPERATION**

For asynchronous operation, separate transmit and receive clocks may be applied. MCLKX and MCLKR must be 2.048

MHz for the TP3057, or 1.536 MHz, 1.544 MHz for the TP3052, 53, 54, and need not be synchronous. For best transmission performance, however, MCLK<sub>R</sub> should be synchronous with MCLKX, which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLKX to all internal MCLKR functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FSX starts each encoding cycle and must be synchronous with MCLKX and BCLKX. FSR starts each decoding cycle and must be synchronous with BCLKR. BCLKR must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. BCLKX and BCLKR may operate from 64 kHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse (the same as the TP3020/21 CODECs) or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS<sub>X</sub> and FSR, must be one bit clock period long, with timing relationships specified in Figure 2. With FSX high during a falling edge of BCLKX, the next rising edge of BCLKX enables the DX TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. With  $FS_R$  high during a falling edge of  $BCLK_R$  ( $BCLK_X$  in synchronous mode), the next falling edge of  $\operatorname{BCLK}_{\mbox{\scriptsize R}}$  latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All four devices may utilize the short frame sync pulse in synchronous or asynchronous operating

#### LONG FRAME SYNC OPERATION

To use the TP5116A/56A long frame mode, both the frame sync pulses, FSX and FSR, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FSX, the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The DX TRI-STATE output buffer is enabled with the rising edge of FSX or the rising edge of BCLKX, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKx rising edges clock out the remaining seven bits. The DX output is disabled by the falling BCLKX edge following the eighth rising edge, or by FSX going low, whichever comes later. A rising edge on the receive frame sync pulse, FSR, will cause the PCM data at DR to be latched in on the next eight falling edges of BCLKR (BCLKX in synchronous mode). All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

The TP3052 and TP3053  $\mu$ -law COMBOs contain circuitry to insert and extract signaling information in the PCM data stream. The TP3052 is intended for short frame sync applications, and the TP3053 for long frame sync applications, although the TP3053 may also be used in short frame sync applications. The TP3054 and TP3057 have no provision for signaling.

### Functional Description (Continued)

Signaling for the TP3052 is accomplished by applying a frame sync pulse two bit clock periods long, as shown in Figure 2. With FS $_{\rm X}$  two bit clock periods long, the data present at SIG $_{\rm X}$  input will be inserted as the LSB in the PCM data transmitted during that frame. With FS $_{\rm R}$  two bit clock periods long, the LSB of the PCM data read into the D $_{\rm R}$  input will be latched and appear on the SIG $_{\rm R}$  output pin until updated following the next signaling frame. The decoder will then interpret the lost LSB as " $_{\rm 1/2}$ " to minimize noise and distortion. This short frame signaling may also be implemented using the TP3053, providing SF $_{\rm R}$  and SF $_{\rm X}$  are left open circuit or tied low. The TP3052 is not capable of inserting or extracting signaling information in the long frame mode.

Signaling for the TP3053 may be accomplished in either short or long frame sync mode. The short mode signaling is the same as the TP3052. For long frame signaling, two additional frame sync pulses are required,  $SF_X$  and  $SF_R$ , which indicate transmit and receive signaling frames, respectively. With an  $SF_X$  signaling frame sync, the data present at the  $SIG_X$  input will be inserted as the LSB in the PCM data transmitted during that frame. With an  $SF_R$  signaling frame sync, the LSB of the PCM data at  $D_R$  will be latched and appear on the  $SIG_R$  output pin until the next signaling frame. The decoder will also do the "½" step interpretation to compensate for the loss of the LSB.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 4*. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC

T-75-11-09

active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to  $\mu$ -law (TP3052, TP3053, TP3054) or A-law (TP3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t<sub>MAX</sub>) of nominally 2.5V peak (see table of Transmission Characteristics). The FS<sub>X</sub> frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through Dx at the next FSx pulse. The total encoding delay will be approximately 165 µs (due to the transmit filter) plus 125  $\mu$ s (due to encoding delay), which totals 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### **RECEIVE SECTION**

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3057) or  $\mu$ -law (TP3052, TP3053, TP3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/power amplifer capable of driving a 600 $\Omega$  load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS $_{\rm R}$ , the data at the D $_{\rm R}$  input is clocked in on the falling edge of the next eight BCLK $_{\rm R}$  (BCLKx) periods. At the end of the decoder time slot, the decoding cycle begins, and 10  $\mu$ s later the decoder DAC output is updated. The total decoder delay is  $\sim$  10  $\mu$ s (decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s (½ frame), which gives approximately 180  $\mu$ s.

14

Operating Temperature Range

Storage Temperature Range

V<sub>CC</sub> to GNDA V<sub>BB</sub> to GNDA

TP3052/TP3052-1/TP3053/TP3053-1/TP3054/TP3054-1/TP3057/TP3057-1

-7V

-25°C to + 125°C -65°C to +150°C

300°C

Voltage at any Analog Input or Output

 $V_{CC}$  + 0.3V to  $V_{BB}$  - 0.3V

Lead Temperature (Soldering, 10 seconds) ESD rating is to be determined.

Electrical Characteristics Unless otherwise noted, limits printed in BOLD characters are guaranteed for V<sub>CC</sub> =  $5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25$ °C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIGITAL IN	ITERFACE			·		
V <sub>IL</sub>	Input Low Voltage				0.6	٧
V <sub>IH</sub> ·	Input High Voltage		2.2			٧
V <sub>OL</sub>	Output Low Voltage	$D_{X}$ , $I_L$ = 3.2 mA $SIG_R$ , $I_L$ = 1.0 mA $\overline{TS}_X$ , $I_L$ = 3.2 mA, Open Drain			0.4 0.4 0.4	>>>
V <sub>OH</sub>	Output High Voltage	$D_X$ , $I_H$ = $-3.2$ mA SIGR, $I_H$ = $-1.0$ mA	2.4 2.4			>>
I <sub>IL</sub>	Input Low Current	GNDA≤V <sub>IN</sub> ≤V <sub>IL</sub> , All Digital Inputs	10		10	μΑ
łн	Input High Current	V <sub>IH</sub> ≤V <sub>IN</sub> ≤V <sub>CC</sub>	-10		10	μΑ
loz	Output Current in High Impedance State (TRI-STATE)	D <sub>X</sub> , GNDA≤V <sub>O</sub> ≤V <sub>CC</sub>	-10		10	μΑ
ANALOG II	NTERFACE WITH TRANSMIT INPUT	AMPLIFIER (ALL DEVICES)				
I <sub>I</sub> XA	Input Leakage Current	$-2.5V \le V \le +2.5V$ , VF <sub>X</sub> I+ or VF <sub>X</sub> I-	-200		200	nA,
R <sub>I</sub> XA	Input Resistance	$-2.5V \le V \le +2.5V$ , VF <sub>X</sub> I+ or VF <sub>X</sub> I-	10			MΩ
R <sub>O</sub> XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R <sub>L</sub> XA	Load Resistance	GS <sub>X</sub>	10	ļ		kΩ
C <sub>L</sub> XA	Load Capacitance	GS <sub>X</sub>			50	pF
V <sub>O</sub> XA	Output Dynamic Range	GS <sub>X</sub> , R <sub>L</sub> ≥10 kΩ	-2.8		2.8	٧
AyXA	Voltage Gain	VF <sub>X</sub> I+ to GS <sub>X</sub>	5000			V/V
FuXA	Unity Gain Bandwidth		1	2		MHz
VosXA	Offset Voltage		-20		20	mV
V <sub>CM</sub> XA	Common-Mode Voltage	CMRRXA > 60 dB	-2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG II	NTERFACE WITH RECEIVE FILTER (	ALL DEVICES)				
RoRF	Output Resistance	Pin VF <sub>R</sub> O		1	3	Ω
RLRF	Load Resistance	VF <sub>R</sub> O= ±2.5V	600			Ω
CLRF	Load Capacitance				500	ρF
VOSRO	Output DC Offset Voltage		-200		200	mV
POWER DI	SSIPATION (ALL DEVICES)					
I <sub>CC</sub> 0	Power-Down Current	No Load		0.5	1.5	mA
I <sub>88</sub> 0	Power-Down Current	No Load		0.05	0.3	mA
I <sub>CC</sub> 1	Power-Up Active Current	No Load		6.0	9.0	mA
l <sub>BB</sub> 1	Power-Up Active Current	No Load		6.0	9.0	mA

T-75-11-09

Timing Specifications Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ . All timing parameters are measured at  $V_{OH} = 2.0V$  and  $V_{OL} = 0.00$ . 0.7V. See Definitions and Timing Conventions section for test methods information.

Symbol			Min	Тур	Max	Unite
1/t <sub>PM</sub>	Frequency of Master Clocks	Depends on the Device Used and the BCLK <sub>R</sub> /CLKSEL Pin. MCLK <sub>X</sub> and MCLK <sub>B</sub>		1.536 1.544 2.048		MHz MHz MHz
twmH	Width of Master Clock High	MCLK <sub>X</sub> and MCLK <sub>B</sub>	160	2.040		ns
twML	Width of Master Clock Low	MCLK <sub>X</sub> and MCLK <sub>B</sub>	160			ns
tserm	Set-Up Time from BCLK <sub>X</sub> High to MCLK <sub>X</sub> Falling Edge	First Bit Clock after the Leading Edge of FS <sub>X</sub>	100			ns
tweH	Width of Bit Clock High	V <sub>IH</sub> =2.2V	160			ns
twBL	Width of Bit Clock Low	V <sub>IL</sub> =0.6V	160			ns
t <sub>HBFL</sub>	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
t <sub>HBFS</sub>	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns
t <sub>SFB</sub>	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			ns
t <sub>DBO</sub>	Delay Time from BCLK <sub>X</sub> High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		140	ns
t <sub>DBTS</sub>	Delay Time to TS <sub>X</sub> Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t <sub>DZC</sub>	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled	C <sub>L</sub> =0 pF to 150 pF	50		165	ns
<sup>†</sup> DZF	Delay Time to Valid Data from FS <sub>X</sub> or BCLK <sub>X</sub> , Whichever Comes Later	C <sub>L</sub> =0 pF to 150 pF	20		165	ns
<sup>t</sup> ssff	Set-Up Time from $SF_{X/R}$ High to $FS_{X/R}$	TP3053 Only	60			ns
tssfb	Set-Up Time from Signal Frame Sync High to BCLK <sub>X/R</sub> Clock	TP3053 Only	60			ns
tssgB	Set-Up Time from $SIG_X$ to $BCLK_X$	TP3052 and TP3053	100			ns
<sup>†</sup> HBSG	Hold Time from BCLK $_{\rm X}$ High to SIG $_{\rm X}$	TP3052 and TP3053	50			ns
t <sub>SDB</sub>	Set-Up Time from $D_R$ Valid to $BCLK_{R/X}$ Low		50			ns
tHBO	Hold Time from BCLK $_{R/X}$ Low to $D_R$ Invalid		50			ns
<sup>t</sup> HBSF	Hold Time from BCLK <sub>X/R</sub> Low to Signaling Frame Sync	TP3053 Only	100			ns
tsf	Set-Up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns
tHF	Hold Time from BCLK $_{X/R}$ Low to FS $_{X/R}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns
<sup>†</sup> HBFI	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS <sub>X</sub> or FS <sub>R</sub> )	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns
t <sub>WFL</sub>	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns
t <sub>RM</sub>	Rise Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>FM</sub>	Fall Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
tpB	Period of Bit Clock		485	488	15725	กร

139

TP3052/TP3052-1/TP3053/TP3053-1/TP3054/TP3054-1/TP3057/TP3057-1

Transmission Characteristics Unless otherwise noted, limits printed in BOLD characters are guaranteed for V<sub>CC</sub> = 5.0V ±5%, V<sub>BB</sub> = -5.0V ±5%; T<sub>A</sub> = 0°C to 70°C by correlation with 100% electrical testing at T<sub>A</sub> = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, V<sub>IN</sub> = 0 dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at V<sub>CC</sub> = 5.0V, V<sub>BB</sub> = -5.0V, T<sub>A</sub> = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	IDE RESPONSE					
	Absolute Levels (Definition of Nominal Gain)	Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
t <sub>MAX</sub>		Max Overload Level TP3052, TP3053, TP3054 (3.17 dBm0) TP3057 (3.14 dBm0)		2.501 2.492		V <sub>PK</sub> V <sub>PK</sub>
G <sub>XA</sub>	Transmit Gain, Absolute	$T_A = 25^{\circ}\text{C}$ , $V_{CC} = 5\text{V}$ , $V_{BB} = -5\text{V}$ Input at $GS_X = 0$ dBm0 at 1020 Hz TP3052/53/54/57 TP3052/53/54/57-1	-0.15 -0.20		0.15 0.20	dB dB
G <sub>XR</sub>	Transmit Gain, Relative to $G_{XA}$	f= 16 Hz f= 50 Hz f= 60 Hz (TP3052/53/54/57-1) f= 60 Hz (TP3052/53/54/57) f= 200 Hz f= 300 Hz 3000 Hz f= 3300 Hz f= 3400 Hz (TP3052/53/54/57) f= 3400 Hz (TP3052/53/54/57-1) f= 4000 Hz f= 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7 -0.95		-40 -30 -22 -26 -0.1 0.15 0.05 0 0.05 -14 -32	6B 6B 6B 6B 6B 6B 6B 6B 6B
G <sub>XAT</sub>	Absolute Transmit Gain Variation with Temperature	Relative to G <sub>XA</sub>	-0.1		0.1	dB
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage	Relative to G <sub>XA</sub>	-0.05		0.05	dB
G <sub>XRL</sub>	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = $-10 \text{ dBm0}$ VF <sub>X</sub> I + = $-40 \text{ dBm0}$ to $+3 \text{ dBm0}$ VF <sub>X</sub> I + = $-50 \text{ dBm0}$ to $-40 \text{ dBm0}$ VF <sub>X</sub> I + = $-55 \text{ dBm0}$ to $-50 \text{ dBm0}$	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G <sub>RA</sub>	Receive Gain, Absolute	T <sub>A</sub> =25°C, V <sub>CC</sub> =5V, V <sub>BB</sub> =-5V Input=Digital Code Sequence for 0 dBm0 Signal at 1020 Hz TP3052/53/54/57 TP3052/53/54/57-1	-0.15 -0.20		0.15 0.20	dB dB
G <sub>RR</sub>	Receive Gain, Relative to G <sub>RA</sub>	f=0 Hz to 3000 Hz f=3300 Hz f=3400 Hz f=4000 Hz	0.15 0.35 0.7		0.15 0.05 0 -14	dB dB dB dB
G <sub>RAT</sub>	Absolute Receive Gain Variation with Temperature	Relative to G <sub>RA</sub>	-0.1		0.1	dB
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage	Relative to G <sub>RA</sub>	-0.05		0.05	· dB
G <sub>RRL</sub>	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level  = -40 dBm0 to +3 dBm0  =-40 dBm0 to +3 dBm0  (TP3052/53/54/57-1 only)  = -50 dBm0 to -40 dBm0  =-55 dBm0 to -50 dBm0	0.2 0.25 0.4 1.2		0.2 0.25 0.4 1.2	dB dB dB
V <sub>RO</sub>	Receive Output Drive Level	$R_{I} = 600\Omega$	-2.5		2.5	V

**Transmission Characteristics** (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = 5.0V$ ,  $V_{BB} = -5.0V$ ,  $V_{AB} = 25^{\circ}C$ . T- 75-11-09

0.01, 188	,			/ *	- 7.3~/	1-07
Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	E DELAY DISTORTION WITH FREQ	UENCY				
D <sub>XA</sub>	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>XA</sub>	f=500 Hz-600 Hz f=600 Hz-800 Hz f=800 Hz-1000 Hz f=1000 Hz-1600 Hz f=1600 Hz-2600 Hz f=2600 Hz-2800 Hz f=2800 Hz-3000 Hz		195 120 50 20 55 80 130	220 145 75 40 75 105	hs hs hs hs hs
D <sub>RA</sub>	Receive Delay, Absolute	f=1600 Hz		180	200	μs
D <sub>RR</sub>	Receive Delay, Relative to D <sub>RA</sub>	f=500 Hz-1000 Hz f=1000 Hz-1600 Hz f=1600 Hz-2600 Hz f=2600 Hz-2800 Hz f=2800 Hz-3000 Hz	-40 -30	-25 -20 70 100 145	90 125 175	ha ha ha ha ha
NOISE						
N <sub>XC</sub>	Transmit Noise, C Message Weighted	TP3052, TP3053, TP3054 TP3052/53/54-1 (Note 1)		12	15 16	dBrnC0 dBrnC0
N <sub>XP</sub>	Transmit Noise, P Message Weighted	TP3057 TP3057-1 (Note 1)		-74	-67 -66	dBm0p dBm0p
N <sub>RC</sub>	Receive Noise, C Message Weighted	PCM Code is Alternating Positive and Negative Zero — TP3052/53/54 TP3052/53/54-1		8	11 13	dBrnC0 dBrnC0
N <sub>RP</sub>	Receive Noise, P Message Weighted	TP3057 PCM Code Equals Positive Zero — TP3057 -1		-82	79 77	dBm0p dBm0p
N <sub>RS</sub>	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around Measurement, VF <sub>X</sub> I+=0 Vrms			-53	dBm0
PPSR <sub>X</sub>	Positive Power Supply Rejection, Transmit	$VF_XI^+ = -50 \text{ dBm0}$ $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0  kHz - 50  kHz  (Note 2)	40			dBC
NPSR <sub>X</sub>	Negative Power Supply Rejection, Transmit	$VF_XI^+ = -50 \text{ dBm0}$ $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0  kHz - 50  kHz  (Note 2)	40			dBC
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0  V_{DC} + 100  \text{mVrms}$ Measure $VF_{R}0$ f = 0 Hz - 4000 Hz f = 4 kHz - 25 kHz f = 25 kHz - 50 kHz f = 0 - 4 kHz (TP3052/53/54/57-1) f = 4 - 50 kHz (TP3052/53/54/57-1)	40 40 36 38 35			dBC dB dB dBC dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 \ V_{DC} + 100 \ \text{mVrms}$ Measure $VF_{R0}$ f = 0 Hz $-4000 \ \text{Hz}$ f = 4 kHz $-25 \ \text{kHz}$ f = 25 kHz $-50 \ \text{kHz}$	40 40 36			dBC dB dB



TP3052/TP3052-1/TP3053/TP3053-1/TP3054/TP3054-1/TP3057/TP3057-1

**Transmission Characteristics** (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC}=5.0V\pm5\%$ ,  $V_{BB}=-5.0V\pm5\%$ ;  $T_A=0^{\circ}C$  to  $70^{\circ}C$  by correlation with 100% electrical testing at  $T_A=25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, V<sub>IN</sub> = 0 dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at V<sub>CC</sub> = 5.0V, V<sub>BB</sub> = -5.0V, T<sub>A</sub> = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
sos	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz to 3400 Hz Input PCM Code Applied			-30	dΒ
		at D <sub>R</sub> . 4600 Hz-7600 Hz			-30	dB
		7600 Hz-8400 Hz			-30 -40	dB
		8400 Hz-100,000 Hz			-30	dB
DISTORT	ION			L		
STD <sub>X</sub>	Signal to Total Distortion	Sinusoidal Test Method (Note 3)		<u> </u>		
STDR	Transmit or Receive	Level = 3.0 dBm0	33			dBC
	Half-Channel	=0 dBm0 to -30 dBm0	36			dBC
		= -40 dBm0 XMT	29			dBC
		RCV	30			dBC
		= -55 dBm0 XMT	14			dBC
		RCV	15			dBC
SFD <sub>X</sub>	Single Frequency Distortion, Transmit				-46	dB
SFDR	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VF <sub>X</sub> + = -4 dBm0 to -21 dBm0, Two			-41	dB
		Frequencies in the Range 300 Hz-3400 Hz				<u>:</u> .
CROSST	ALK		<del></del>			
CT <sub>X-R</sub>	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	f=300 Hz-3400 Hz D <sub>R</sub> =Quiet PCM Code		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	f=300 Hz-3400 Hz, VF <sub>X</sub> I = Multitone (Note 2)		-90	<b>70</b> (Note 2)	dB
		ENCODING FORMAT AT D <sub>X</sub> OUTPUT			-	
				TP305		<del></del>
		TP3052, TP3053, TP3054 μ-Law		A-La	-	

TP3052, TP3053, TP3054 μ-Law				TP3057 A-Law (Includes Even Bit Inversion)												
V <sub>IN</sub> (at GS <sub>X</sub> ) = + Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
V <sub>IN</sub> (at GS <sub>X</sub> ) = 0V	{1 0	1	1	1 1	1	1	1	1	1 0	1	0	1	0 0	1 1	0	1 1
V <sub>IN</sub> (at GS <sub>X</sub> ) = -Full-Scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

Note 1: Measured by extrapolation from the distortion test result at  $-50\ \mathrm{dBm0}$ .

Note 2: PPSR<sub>X</sub>, NPSR<sub>X</sub>, and CT<sub>R-X</sub> are measured with a -50 dBm0 activation signal applied to VF<sub>X</sub>I+.

Note 3: All devices are measured using C message weighted filter.

While the pins of the TP3050 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 µF supply decoupling capacitors should be connected from this common ground point to VCC and VBB, as close to the device as possible.

For best performance, the ground point of each CODEC/ FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus.


T-75-11-09

This common ground point should be decoupled to  $V_{CC}$  and V<sub>BB</sub> with 10 μF capacitors.

#### **RECEIVE GAIN ADJUSTMENT**

For applications where a TP3050 family CODEC/filter receive output must drive a  $600\Omega$  load, but a peak swing lower than ±2.5V is required, the receive gain can be easily adjusted by inserting a matched T-pad or  $\pi$ -pad at the output. Table II lists the required resistor values for  $600\Omega$  terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against  $600\Omega$  is obtained if the output impedance of the attenuator is in the range  $282\Omega$  to  $319\Omega$  (assuming a perfect transformer).

#### **T-Pad Attenuator**




here: N = 
$$\sqrt{\frac{POWER}{POWER}}$$

and 
$$S = \sqrt{\frac{Z1}{Z2}}$$

Also: Z =  $\sqrt{Z_{SC} \cdot Z_{OC}}$ 

Where  $Z_{SC} =$  Impedance with short circuit termination and Z<sub>OC</sub> = impedance with open circuit termination

### π-Pad Attenuator



TL/H/5510-5

$$R3 = \sqrt{\frac{Z1.Z2}{2}} \left( \frac{N^2 - 1}{N} \right)$$

$$R3 = Z1 \left( \frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

Note: See Application Note 370 for further details.


## **Applications Information (Continued)**

T- 75-11-09

TABLE II. Attentuator Tables for Z1 = Z2 = 300 $\Omega$  (All Values in  $\Omega$ )

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	8.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.61	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	379	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

## **Typical Synchronous Application**



Note 1: XMIT gain =  $20 \times log \left(\frac{R1 + R2}{R2}\right)$  where (R1 + R2) > 10 KΩ.

FIGURE 4


Dual-In-Line Package

TP3052/TP3052-1/TP3053/TP3053-1/TP3054/TP3054-1/TP3057/TP3057-1

TL/H/5510-9

### **Connection Diagrams** (Continued)

Dual-In-Line Package



TL/H/5510-8


**Top View** Order Number TP3052J or TP3052J-1 See NS Package Number J18A

20 VFx1+ VF<sub>R</sub>0 17 TSx 16 FS<sub>X</sub> TP3053 15 Dx BCLKA/ CLKSEL 14 BCLKx 13 MCLKx MCLKa/. PDN 12 SFx SF

**Top View** 

Order Number TP3053J or TP3053J-1 See NS Package Number J20A

Plastic Chip Carrier



**Top View** 

Order Number TP3057V or TP3057V-1 See NS Package Number V20A TL/H/5510-7