

TP3068, TP3069 "Enhanced" Serial Interface CMOS CODEC/Filter COMBO®

General Description

The TP3068 (μ-law) and TP3069 (A-law) are monolithic PCM CODEC/Filters utilizing the A/D and D/A conversion architecture shown in *Figure* 1, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).


Similar to the TP305X family, these devices feature an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to ± 6.6 V across a balanced 600Ω load.

Also included is an Analog Loopback switch and a \overline{TS}_X output.


Note: See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits."

Features

- Complete CODEC and filtering system including:
 - Transmit high-pass and low-pass filtering
 - Receive low-pass filter with sin x/x correction
 - Active RC noise filters
 - --- μ-law or A-law compatible COder and DECoder
 - Internal precision voltage reference
 - Serial I/O interface
 - Internal auto-zero circuitry
 - Receive push-pull power amplifiers
- μ-law---TP3068
- A-law---TP3069
- Designed for D3/D4 and CCITT applications
- ±5V operation
- Low operating power—typically 70 mW
- Power-down standby mode--typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density



Connection Diagrams



VPO- VPO+ VFXH GND A 17 · GS_Y VF_p0 TP3068 ANLB V_{CC} 16 TP3069 15 TSY FSR 10 11 12 13 MCLKX D_{χ} BCLKR/CLKSEL

Plastic Chip Carrier

TL/H/10578-3

MCLK_R/PDN BCLK_X

Order Number TP3068J or TP3069J See NS Package J20A

Order Number TP3068N or TP3069N See NS Package N20A

Order Number TP3068V or TP3069V See NS Package V20A

Order Number TP3068WM or TP3069WM See NS Package M20B

Function

Pin Description

Eunction	Symbol	
-,	MCLKX	Transmit master clock. Must be 1.536 MHz,
•		1.544 MHz or 2.048 MHz. May be
		asynchronous with MCLK _R . Best
		performance is realized from synchronous
· ·	5014	operation.
	BCLKX	The bit clock which shifts out the PCM data
•		on D _X . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK _X .
		The TRI-STATE® PCM data output which is
	υχ	
		enabled by FS _X .
	FSχ	Transmit frame sync pulse input which
		enables BCLK _X to shift out the PCM data on
		D _X . FS _X is an 8 kHz pulse train, see <i>Figures 2</i>
•		and 3 for timing details.
	ısχ	Open drain output which pulses low during the encoder time slot.

	ANLB	Analog Loopback control input. Must be set
		to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is
••		disconnected from the output of the transmit
		preamplifier and connected to the output of
	. •	the receive switched capacitor low-pass filter
		and the input to the receive RC active filter is
		connected to ground. This results in the
		VFRO output being at ground level during
		analog loopback operation.
	GSv	Analog output of the transmit input amplifier.
	<u>-</u>	Used to externally set gain.
	VF-I-	Inverting input of the transmit input amplifier.
		Non-inverting input of the transmit input
internal timing. When MCLKR is connected	*· X	amplifier.
continuously high, the device is powered	V_{BB}	Negative power supply pin. $V_{BB} = -5V \pm 5\%$.
		The non-inverted output of the receive power amplifier. Analog ground. All signals are referenced to this pin. The inverted output of the receive power amplifier. Inverting input to the receive power amplifier. Analog output of the receive power amplifier. Analog output of the receive filter. Positive power supply pin. V _{CC} = +5V±5%. Receive frame sync pulse which enables BCLK _R to shift PCM data into D _R . FS _R is an 8 kHz pulse train. See Figures 2 and 3 for timing details. Receive data input. PCM data is shifted into D _R following the FS _R leading edge. The bit clock which shifts data into D _R after the FS _R leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK _X is used for both transmit and receive directions (see Table I). Receive master clock, Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _X , but should be synchronous with MCLK _X for best performance. When MCLK _X is selected for all internal timing. When MCLK _R is connected continuously low, MCLK _R is connected continuously high, the device is powered WEAL

Symbol

Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBOTM and places it into a power-down state. All non-essential circuits are deactivated and the D_X, VFRO, VPO $^-$ and VPO $^+$ outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLKR/PDN pin and FS_X and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKR/PDN pin high; the alternative is to hold both FS_X and FS_R inputs continuously low—the device will power-down approximately 2 ms after the last FS_X or FS_R pulse. Power-up will occur on the first FS_X or FS_R pulse. The TRI-STATE PCM data output, D_X, will remain in the high impedance state until the second FS_X pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK $_{\rm X}$ and the MCLK $_{\rm R}$ /PDN pin can be used as a power-down control. A low level on MCLK $_{\rm R}$ /PDN powers up the device and a high level powers down the device. In either case, MCLK $_{\rm X}$ will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK $_{\rm X}$ and the BCLK $_{\rm R}$ /CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK $_{\rm R}/{\rm CLKSEL}$ pin, BLCK $_{\rm X}$ will be selected as the bit clock for both the transmit and receive directions. Table I indicates the frequencies of operation which can be selected, depending on the state of BCLK $_{\rm R}/{\rm CLKSEL}$. In this synchronous mode, the bit clock, BCLK $_{\rm X}$, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK $_{\rm X}$.

Each FS $_{\rm X}$ pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D $_{\rm X}$ output on the positive edge of BCLK $_{\rm X}$. After 8 bit clock periods, the TRI-STATE D $_{\rm X}$ output is returned to a high impedance state. With an FS $_{\rm R}$ pulse, PCM data is latched via the D $_{\rm R}$ input on the negative edge of BCLK $_{\rm X}$ (or BCLK $_{\rm R}$ if running). FS $_{\rm X}$ and FS $_{\rm R}$ must be synchronous with MCLK $_{\rm X/R}$.

TABLE I. Selection of Master Clock Frequencies

BCLK _B /CLKSEL	Master Clock Frequency Selected						
DOENH/OERSEL	TP3069	TP3068					
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz					
0	1.536 MHz or 1.544 MHz	2.048 MHz					
1	2.048 MHz	1.536 MHz or 1.544 MHz					

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLK $_{\rm X}$ and MCLK $_{\rm R}$ must be 2.048 MHz for the TP3069, or 1.536 MHZ, 1.544 MHz for the TP3068, and need not be synchronous. For best transmis-

sion performance, however, MCLK $_{\rm R}$ should be synchronous with MCLK $_{\rm X}$, which is easily achieved by applying only static logic levels to the MCLK $_{\rm R}$ /PDN pin. This will automatically connect MCLK $_{\rm X}$ to all internal MCLK $_{\rm R}$ functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS $_{\rm X}$ starts each encoding cycle and must be synchronous with MCLK $_{\rm X}$ and BCLK $_{\rm X}$. FS $_{\rm R}$ starts each decoding cycle and must be synchronous with BCLK $_{\rm R}$. BCLK $_{\rm R}$ must be a clock, the logic levels shown in Table I are not valid in asynchronous mode. BCLK $_{\rm X}$ and BCLK $_{\rm R}$ may operate from 64 kHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse (the same as the TP3020/21 CODECs) or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSx and FSR, must be one bit clock period long, with timing relationships specified in Figure 2. With FSx high during a falling edge of BCLKX, the next rising edge of BCLKX enables the Dy TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the DX output. With FSR high during a falling edge of BCLKR (BCLKX in synchronous mode), the next falling edge of BCLK_R latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long (TP5116A/56 CODECs) frame mode, both the frame sync pulses, FS_X and FS_R, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FSx, the COM-BO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The DX TRI-STATE output buffer is enabled with the rising edge of FSX or the rising edge of BCLKX, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK_X rising edges clock out the remaining seven bits. The D_X output is disabled by the falling BCLK_X edge following the eighth rising edge, or by FSX going low, whichever comes later. A rising edge on the receive frame sync pulse, FS_R, will cause the PCM data at D_R to be latched in on the next eight falling edges of BCLKR(BCLKX in synchronous mode). All devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 4*: The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to μ-law (TP3068) or A-law (TP3069) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5V peak (see

table of Transmission Characteristics). The FS $_{\rm X}$ frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D $_{\rm X}$ at the next FS $_{\rm X}$ pulse. The total encoding delay will be approximately 165 μs (due to the transmit filter) plus 125 μs (due to encoding delay), which totals 290 μs . Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3069) or μ -law (TP3069) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter with its output at VFRO. The receive section is unity-gain, but gain can be added by using the power amplifiers. Upon the occurrence of FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLKR (BCLKx) peri-

ods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is \sim 10 μ s (decoder update) plus 110 μ s (filter delay) plus 62.5 μ s ($\frac{1}{2}$ frame), which gives approximately 180 μ s.

RECEIVE POWER AMPLIFIERS

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the $\pm 2.5 V$ peak output signal from the receive filter up to $\pm 3.3 V$ peak into an unbalanced 300 Ω load, or $\pm 4.0 V$ into an unbalanced 15 k Ω load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a 600Ω subscriber line termination is obtained by differentially driving a balanced transformer with a $\sqrt{2:1}$ turns ratio, as shown in Figure 4. A total peak power of 15.6 dBm can be delivered to the load plus termination.

ENCODING FORMAT AT D_X OUTPUT

TP3068 μ-Law									TP3069 A-Law (Includes Even Bit Inversion						on)	
V _{IN} = +Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
$V_{IN} = 0V$	ſi	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1
***	lo	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1
V _{IM} =Full-Scale	l o	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

Absolute Maximum Ratings

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 V_{CC} to GNDA
 7V

 V_{BB} to GNDA
 -7V

Voltage at any Analog Input or Output V_{CC}+0.3V to V_{BB}-0.3V

Voltage at any Digital Input or Output V

V_{CC}+0.3V to GNDA-0.3V -25°C to +125°C

Operating Temperature Range -25°C to +125°C
Storage Temperature Range -65°C to +150°C

Lead Temp. (Soldering, 10 sec.) 300°C ESD (Human Body Model) J 1000V ESD (Human Body Model) N 1500V

Latch-Up Immunity on Any Pin 100 mA

Electrical Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = $+5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}C$ by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at $V_{CC} = +5.0V$, $V_{BB} = -5.0V$, $V_{AB} = -5.0V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER (DISSIPATION (ALL DEVICES)		,			
I _{CC} 0	Power-Down Current	(Note †)		0.5	1.5	mA
I _{BB} 0	Power-Down Current	(Note †)		0.05	0.3	mA
I _{CC} 1	Active Current	VPI=0V; VF _R O, VPO+ and VPO- unloaded		7.0	10.0	mA
I _{BB} 1	Active Current	VPI=0V; VF _R O, VPO+ and VPO- unloaded		7.0	10.0	mA
DIGITAL	INTERFACE					
V _{IL} .	Input Low Voltage				0.6	>
V _{IH}	Input High Voltage		2.2	1 1		٧
VoL	Output Low Voltage	D_X , $I_L = 3.2 \text{ mA}$ \overline{TS}_X , $I_L = 3.2 \text{ mA}$, Open Drain	·		0.4 0.4	> >
V _{OH}	Output High Voltage	D _X , I _H = -3.2 mA	2.4			٧
l _{IL}	Input Low Current	GNDA≤V _{IN} ≤V _{IL} , All Digital Inputs	-10		10	μΑ
l _{IH}	Input High Current	V _{IH} ≤V _{IN} ≤V _{CC}	-10		10	μΑ
loz	Output Current in High Impedance State (TRI-STATE)	D _X , GNDA≤V _O ≤V _{CC}	-10		10	μА

Note 1: I_{CC0} and I_{BB0} are measured after first acheiving a power-up state.



Electrical Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5.0V\pm5\%$, $V_{BB}=-5.0V\pm5\%$; $T_A=0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at $V_{CC}=0$

+5.0V, $V_{BB} = -5.0V$, $T_{A} = 25$ °C.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
ANALOG IN	TERFACE WITH TRANSMIT INPU	T AMPLIFIER (ALL DEVICES)				* .
I _I XA	Input Leakage Current	$-2.5V \le V \le +2.5V$, VF_XI^+ or VF_XI^-	-200		200	·nΑ
R _I XA	Input Resistance	$-2.5V \le V \le +2.5V$, VF_XI^+ or VF_XI^-	10			МΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range	GS _X , R _L ≥10 kΩ	- 2.8		+ 2.8	v
A _V XA	Voltage Gain	VF _X I+ to GS _X	5000			V/V
FuXA	Unity-Gain Bandwidth		1	2		MHz
VosXA	Offset Voltage		-20		20	mV
V _{CM} XA	Common-Mode Voltage	CMRRXA > 60 dB	- 2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG II	NTERFACE WITH RECEIVE FILTER	(ALL DEVICES)				
RoRF	Output Resistance	Pin VF _R O		1	3	Ω
RLRF	Load Resistance	VF _R O= ±2.5V	10			kΩ
CLRF	Load Capacitance	Connect from VFRO to GNDA			25	pF
VOSRO	Output DC Offset Voltage	Measure from VFRO to GNDA	-200		200	m∨
ANALOG H	NTERFACE WITH POWER AMPLIF	IERS (ALL DEVICES)				
IPI	Input Leakage Current	-1.0V≤VPI≤1.0V	- 100		100	nA
RIPI	Input Resistance	-1.0V≤VPI≤1.0V	10			MΩ
VIOS	Input Offset Voltage		-25		25	mV
ROP	Output Resistance	Inverting Unity-Gain at VPO+ or VPO-		1		Ω
Fc	Unity-Gain Bandwidth	Open Loop (VPO-)		400		kH2
CLP	Load Capacitance				100	pF
GA _P +	Gain from VPO - to VPO+	R _L =600Ω VPO+ to VPO- Level at VPO-=1.77 Vrms		-1		V/\
PSRR _P	Power Supply Rejection of V _{CC} or V _{BB}	VPO - Connected to VPI 0 kHz - 4 kHz 4 kHz - 50 kHz	60 36			dB dB
RLP	Load Resistance	Connect from VPO+ to VPO-	600			Ω

Timing Specifications

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5.0V\pm5\%$, $V_{BB}=-5.0V\pm5\%$, $T_A=0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals are referenced to GNDA. Typicals specified at $V_{CC}=+5.0V$, $V_{BB}=-5.0V$, $V_{AB}=25^{\circ}C$. All timing parameters are measured at $V_{OH}=2.0V$ and $V_{OL}=0.7V$.

See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	: Min	Тур	Max	Unit
1/t _{PM}	Frequency of Master Clock	MCLK _X and MCLK _R		1.536 1.544 2.048		MH: MH: MH:
t _{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
tpB	Period of Bit Clock		485	488	15725	ns
t _{RB}	Rise Time of Bit Clock	BCLK _X and BCLK _R			50	ns
t _{FB}	Fall Time of Bit Clock	BCLK _X and BCLK _R			50	ns
twmH	Width of Master Clock High	MCLK _X and MCLK _R	160	,		ns
twML	Width of Master Clock Low	MCLK _X and MCLK _R	160			ns
tSBFM	Set-Up Time from $BCLK_X$ High to $MCLK_X$ Falling Edge	First Bit Clock after the Leading Edge of FS _X	100			ns
twBH	Width of Bit Clock High		160			ns
t _{WBL}	Width of Bit Clock Low		160			ns
[†] HBFL	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
^t HBFS	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns
^t SFB	Set-Up Time for Frame Sync to Bit Clock Low	Long Frame Only	80			ns
t _{DBD}	Delay Time from BCLK _X High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
^t DBTS	Delay Time to TSX Low	Load = 150 pF plus 2 LSTTL Loads			140	กร
^t DZC	Delay Time from BCLK _X Low to Data Output Disabled		50		165	ns
t _{DZF}	Delay Time to Valid Data from FS_X or $BCLK_X$, Whichever Comes Later	C _L = 0 pF to 150 pF	20		165	ns
t _{SDB}	Set-Up Time from D _R Valid to BCLK _{R/X} Low		50			ns
t _{HBD}	Hold Time from $\operatorname{BCLK}_{R/X}$ Low to D_R Invalid		50			ns
t _{SF}	Set-Up Time from FS _{X/R} to BCLK _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns
t _{HF}	Hold Time from BCLK _{X/R} Low to FS _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100		·	ns
[†] НВFI	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns
t _{WFL}	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns
tsffm	Set-Up Time from FS_X High to $MCLK_X$ Falling Edge	Long Frame Only	100			ns



Transmission Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=\pm5.0V\pm5\%$, $V_{BB}=-5.0V\pm5\%$; $T_A=0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN}=0$ dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at $V_{CC}=\pm5.0V$, $V_{BB}=-5.0V$, $T_A=25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
AMPLITU	DE RESPONSE					
.e	Absolute Levels (Definition of nominal gain)	Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
t _{MAX}	Virtual Decision Value Defined per CCITT Rec. G711	Max Transmit Overload Level TP3068 (3.17 dBm0) TP3069 (3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
GXA	Transmit Gain, Absolute	T _A = 25°C, V _{CC} = 5V, V _{BB} = -5V	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA}	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz-3000 Hz f = 3300 Hz f = 3400 Hz f = 4600 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	- 1.8 - 0.15 - 0.35 - 0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	Relative to G _{XA}	-0.1		0.1	dB
GXAV	Absolute Transmit Gain Variation with Supply Voltage	Relative to G _{XA}	-0.05		0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X I + = -40 dBm0 to $+3$ dBm0 VF _X I + = -50 dBm0 to -40 dBm0 VF _X I + = -55 dBm0 to -50 dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	T _A =25°C, V _{CC} =5V, V _{BB} =-5V Input=Digital Code Sequence for 0 dBm0 Signal	-0.15		0.15	dB
G _{RR}	Receive Gain, Relative to G _{RA}	f=0 Hz to 3000 Hz f=3300 Hz f=3400 Hz f=4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
GRAT	Absolute Receive Gain Variation with Temperature	Relative to G _{RA}	-0.1		0.1	dB
GRAV	Absolute Receive Gain Variation with Supply Voltage	Relative to G _{RA}	-0.05		0.05	dB
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded — 10 dBm0 Signal PCM Level = -40 dBm0 to -40 dBm0 to PCM Level = -50 dBm0 to -50 dBm0 PCM Level = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB
V _{RO}	Receive Filter Output at VF _B O	RL = 10 kΩ	-2.5		2.5	V

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in BOLD characters are guaranteed for $V_{CC}=\pm5.0V\pm5\%$, $V_{BB}=-5.0V\pm5\%$; $T_A=0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN}=0$ dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at $V_{CC}=\pm5.0V$, $V_{BB}=-5.0V$, $V_{AB}=25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	E DELAY DISTORTION WITH FREQU	UENCY				
D _{XA}	Transmit Delay, Absolute	f= 1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to DXA	f=500 Hz-600 Hz		195	220	μs
-711	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	f=600 Hz-800 Hz		120	145	μs
		f=800 Hz-1000 Hz		50	75	μs
		f= 1000 Hz - 1600 Hz		20	40	μs
		f= 1600 Hz - 2600 Hz		55	75	μs
1		f=2600 Hz-2800 Hz	ļ	80	105	μв
		f=2800 Hz-3000 Hz		130	155	μs
DRA	Receive Delay, Absolute	f= 1600 Hz		180	200	μS
D _{RR}	Receive Delay, Relative to DRA	f=500 Hz - 1000 Hz	-40	-25		μs
	, , , , , , , , , , , , , , , , , , , ,	f= 1000 Hz - 1600 Hz	-30	-20		μs
		f=1600 Hz-2600 Hz		70	90	μs
-	•	f=2600 Hz-2800 Hz		100	125	μs
		f=2800 Hz-3000 Hz		145	175	μS
NOISE						<u> </u>
N _{XC}	Transmit Noise, C Message	TP3068 (Note 1)		12	15	dBrnC0
N _{XP}	Weighted Transmit Noise, Psophometric	TP3069 (Note 1)		-74	-67	dBm0p
	Weighted	<u> </u>	· · · · · ·	ļ		
N _{RC}	Receive Noise, C Message	PCM Code Equals Alternating				
	Weighted	Positive and Negative Zero				
		TP3068		8	11	dBrnC
NRP	Receive Noise, Psophometric	PCM Code Equals Positive				
,	Weighted	Zero	ļ			
	_	TP3069		-82	-79	dBm0p
N _{RS}	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around Measurement, VF _X I+=0 Vrms			-53	dBm0
PPSRX	Positive Power Supply Rejection, Transmit	V _{CC} =5.0 V _{DC} +100 mVrms f=0 kHz-50 kHz (Note 2)	40			dBC
NPSRX	Negative Power Supply Rejection, Transmit	V _{BB} = -5.0 V _{DC} + 100 mVrms f = 0 kHz -50 kHz (Note 2)	40			dBC
PPSRR	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero V _{CC} =5.0 V _{DC} +100 mVrms Measure VF _R O				
		f=0 Hz-4000 Hz f=4 kHz-50 kHz	38 25			dBC dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$ Measure VF_{RO} $f = 0 \text{ Hz} - 4000 \text{ Hz}$ $f = 4 \text{ kHz} - 25 \text{ kHz}$ $f = 25 \text{ kHz} - 50 \text{ kHz}$	40 40 36			dBC dB dB
sos	Spurious Out-of-Band Signals at the Channel Output	0 dBm0, 300 Hz - 3400 Hz Input PCM Code Applied at DR Measure Individual Image Signals at VF _R O 4600 Hz - 7600 Hz 7600 Hz - 8400 Hz			- 32 -40	dB dB
		8400 Hz-100,000 Hz	1		32	dB

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5.0V\pm5\%$, $V_{BB}=-5.0V\pm5\%$; $T_A=0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN}=0$ dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at $V_{CC}=+5.0V$, $V_{BB}=-5.0V$, $V_{AB}=25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DISTORT	ION					
STD _X , Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method (Note 3) Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT	33 36 29			dBC dBC	
		RCV = -55 dBm0 XMT RCV	30 14 15			dBC dBC
SFDX	Single Frequency Distortion, Transmit				-46	dB
SFDR	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, $VF_XI^+=-4$ dBm0 to -21 dBm0, Two Frequencies in the Range 300 Hz -3400 Hz			-41	dB
CROSST	ALK					_
CT _{X-R}	Transmit to Receive Crosstalk	f=300 Hz-3000 Hz D _R =Quiet PCM Code		-90	75	dB
CT _{R-X}	Receive to Transmit Crosstalk	$f = 300 \text{ Hz} - 3000 \text{ Hz}, VF_X I = 0V$ (Note 2)		-90	-70	dB
POWER /	AMPLIFIERS					,
V _O PA	Maximum 0 dBm0 Level (Better than ±0.1 dB Linearity over the Range - 10 dBm0 to +3 dBm0)	Balanced Load, R _L Connected Between VPO+ and VPO R _L = 600Ω R _L = 1200Ω	3.3 3.5			Vrms Vrms
S/D _P	Signal/Distortion	R _L =600Ω	50			dB

Note 1: Measured by extrapolation from the distortion test result at -50 dBm0.

Note 2: PPSR $_X$, NPSR $_X$, and CT $_{R-X}$ are measured with a -50 dBm0 activation signal applied to VF $_X$ I+.

Note 3: TP3068 is measured using C message weighted filter. TP3069 is measured using psophometric weighted filter.

Applications Information

POWER SUPPLIES

While the pins of the TP3060 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This.

minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μ F supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB}, as close to the device as possible.

For best performance, the ground point of each CODEC/ FILTER on a card should be connected to a common card ground in "STAR" formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

Note: See Application Note 370 for further details

Typical Asynchronous Application



TL/H/10578-6

Note 1: Transmit gain =
$$20 \times \log \left(\frac{R1 + R2}{R2}\right)$$
, $(R1 + R2) \ge 10 \text{ k}\Omega$

Note 2: Receive gain = 20
$$\times$$
 log $\left(\frac{2 \times R3}{R4}\right)$,R4 \geq 10 k Ω

FIGURE 4