# TPIC6259 POWER LOGIC 8-BIT ADDRESSABLE LATCH

SLIS009A - APIRL 1992 - REVISED SEPTEMBER 1995


- Low r<sub>DS(on)</sub> . . . 1.3 Ω Typical
- Avalanche Energy . . . 75 mJ
- Eight Power DMOS Transistor Outputs of 250-mA Continuous Current
- 1.5-A Pulsed Current Per Output
- Output Clamp Voltage at 45 V
- Four Distinct Function Modes
- Low Power Consumption

### description

This power logic 8-bit addressable latch controls open-drain DMOS transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multifunctional device capable of storing single-line data in eight addressable latches with 3-to-8 decoding or demultiplexing mode active-low DMOS outputs.

Four distinct modes of operation are selectable by controlling the clear  $(\overline{CLR})$  and enable  $(\overline{G})$  inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable  $\overline{G}$  should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding

#### DW OR N PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**

INPUTS		s	OUTPUT OF	EACH	FUNCTION		
		D	ADDRESSED DRAIN	OTHER DRAIN			
II	L	H	L H	Q <sub>IO</sub> Q <sub>IO</sub>	Addressable Latch		
Н	Н	X	Q <sub>io</sub>	Q <sub>IO</sub>	Memory		
L L	L L	H L	L H	H H	8-Line Demultiplexer		
L	Н	Х	Н	Н	Clear		

#### LATCH SELECTION TABLE

SELE	CT IN	DRAIN	
S2	S1	SO	ADDRESSED
L	L	Ł	0
L	L	Н	1
L	Н	L	2
L	Н	Н	3
H	L	L	4
Н	L	Н	5
H	Н	L	6
Н	Н	н	7

or demultiplexing mode, the addressed output is inverted with respect to the D input and all other outputs are high. In the clear mode, all outputs are high and unaffected by the address and data inputs.

Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11, and 20 are internally connected, and each pin must be externally connected to the power system ground in order to minimize parasitic inductance. A single-point connection between pin 9, logic ground (LGND), and pins 1, 10, 11, and 20, power ground (PGND) must be externally made in a manner that reduces crosstalk between the logic and load circuits.


The TPIC6259 is characterized for operation over the operating case temperature range of −40°C to 125°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include teeting of all parameters.



Copyright © 1995, Texas Instruments Incorporated

## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



2-284

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


## logic diagram (positive logic)





POST OFFICE BOX 655303 ♥ DALLAS, TEXAS 75265

### schematic of inputs and outputs



## absolute maximum ratings over the recommended operating case temperature range (unless otherwise noted) $\!\!\!\!\!^{\dagger}$


Logic supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Logic input voltage range, V <sub>I</sub>	
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	45 V
Continuous source-drain diode anode current	
Pulsed source-drain diode anode current	2 A
Pulsed drain current, each output, all outputs on, $I_{Dn}$ , $T_A = 25^{\circ}C$ (see Note 3)	
Continuous drain current, each output, all outputs on, I <sub>Dn</sub> , T <sub>A</sub> = 25°C	250 mA
Peak drain current single output, I <sub>DM</sub> . T <sub>A</sub> = 25°C (see Note 3)	
Single-pulse avalanche energy, EAS (see Note 4)	75 mJ
Avalanche current, I <sub>AS</sub> (see Note 4)	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T.J	40°C to 150°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to LGND and PGND.
  - 2. Each power DMOS source is internally connected to PGND.
  - 3. Pulse duration  $\leq$  100  $\mu$ s, duty cycle  $\leq$  2%
  - 4 DRAIN supply voltage = 15 V, starting junction temperature, (TJS) = 25°C, L = 100 mH, IAS = 1 A (see Figure 4).

### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	225 mW
N	1150 mW	9.2 mW/°C	230 mW





2-286

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SLIS009A - APIRL 1992 - REVISED SEPTEMBER 1995

## recommended operating conditions over recommended operating temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, V <sub>IH</sub>	0.85 V <sub>CC</sub>		٧
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	٧
Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5)	-1.8	1.5	Α
Setup time, D high before G↑, t <sub>SU</sub> (see Figure 2)	10		ns
Hold time, D high after G↑, th (see Figure 2)	5		ns
Pulse duration, tw (see Figure 2)	15		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

## electrical characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-source breakdown voltage	I <sub>D</sub> ≃ 1 mA			45			V
V <sub>SD</sub>	Source-drain diode forward voltage	I <sub>F</sub> = 250 mA,	See Note 3			0.85	1	V
I	High-level input current	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = V <sub>CC</sub>				1	μΑ
կլ	Low-level input current	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0				-1	μA
Icc	Logic supply current	IO = 0,	All inputs low			15	100	μΑ
IN	Nominal current	V <sub>DS(on)</sub> = 0.5 V See Notes 5, 6,	$I_N = I_D$ , and 7	T <sub>C</sub> = 85°C,		250		mA
1 -	Off-state drain current	V <sub>DS</sub> = 40 V				0.05	1	
IDSX	On-state drain current	$V_{DS} = 40 \text{ V},$	T <sub>C</sub> = 125°C			0.15	5	μА
		$I_D = 250 \text{ mA},$	V <sub>CC</sub> = 4.5 V			1.3	2	
<sup>r</sup> DS(on)	Static drain-source on-state resistance	I <sub>D</sub> = 250 mA, V <sub>CC</sub> = 4.5 V	T <sub>C</sub> = 125°C,	See Notes 5 and 6 and Figures 8 and 9		2	3.2	Ω
		I <sub>D</sub> = 500 mA,	V <sub>CC</sub> = 4.5 V			1.3	2	

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output from D			625		ns
tPHL	Propagation delay time, high-to-low-level output from D	C <sub>L</sub> = 30 pF, I <sub>D</sub> = 250 mA,		140		ns
t <sub>r</sub>	Rise time, drain output	See Figures 1, 2, and 10		650		ns
t <sub>f</sub>	Fall time, drain output	1		400		ns
ta	Reverse-recovery-current rise time	I <sub>F</sub> = 250 mA, di/dt = 20 A/μs,		100		
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns

NOTES: 3. Pulse duration ≤ 100 µs, duty cycle ≤ 2%


5. Technique should limit T<sub>J</sub> - T<sub>C</sub> to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

 Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> = 85°C.

#### thermal resistance

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
R <sub>0</sub> JA	Thermal resistance junction-to-ambient	DW package N package	All 8 outputs with equal power		111 108	°C/W





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Typical Operation Mode




Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

NOTES: A. The word generator has the following characteristics:  $t_f \le 10$  ns,  $t_f \le 10$  ns,  $t_W = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .

B. CL includes probe and jig capacitance.


8961724 0100877 630



2-288


POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

## PARAMETER MEASUREMENT INFORMATION




- NOTES: A. The  $V_{GG}$  amplitude and  $R_{G}$  are adjusted for di/dt = 20 A/ $\mu$ s. A  $V_{GG}$  double-pulse train is used to set  $I_{F}$  = 0.25 A, where  $t_{1}$  = 10  $\mu$ s,  $t_{2}$  = 7  $\mu$ s, and  $t_{3}$  = 3  $\mu$ s.
  - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode



- NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $Z_O = 50 \Omega$ .
  - B. Input pulse duration, t<sub>W</sub>, is increased until peak current I<sub>AS</sub> = 1 Å. Energy test level is defined as E<sub>AS</sub> = I<sub>AS</sub> × V<sub>(BR)DSX</sub> × t<sub>av</sub>/2 = 75 mJ.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms



#### TYPICAL CHARACTERISTICS

## 

MAXIMUM CONTINUOUS
DRAIN CURRENT OF EACH OUTPUT





Figure 5

Figure 6

#### MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT

## NUMBER OF OUTPUTS CONDUCTING SIMULTANEOUSLY



8961724 0100879 403



Figure 7


2-290

POST OFFICE BOX 655303 ♥ DALLAS, TEXAS 75265

SLIS009A - APIRL 1992 - REVISED SEPTEMBER 1995

## **TYPICAL CHARACTERISTICS**

#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE



## STATIC DRAIN-SOURCE ON-STATE RESISTANCE




Figure 8

Figure 9




Figure 10

NOTE A: Technique should limit T<sub>J</sub> - T<sub>C</sub> to 10°C maximum.

8961724 0100880 125 📟

