

Driver for segmented LCD module with key input function

BU9768AK / BU9768AKV

The BU9768AK / BU9768AKV are man-machine interface ICs with key input, designed for portable multimedia terminals and other devices. They can be used as drivers for operation mode display LCD panels on portable terminals, household products, car stereos, and other appliances. Up to 126 cells can be displayed, and up to 30 keys can be input.

Also, a maximum of four outputs are possible using expansion pins. (The number of outputs for each pin can be changed using control codes.)


●Applications

Portable multi-media terminals, POS terminals, wireless radios, telephones, cameras, VCRs, movie projectors, car stereos, others

●Features

- 1) Drive of up to 42 segment outputs, three common outputs, and up to 126 cells is possible.
- 2) Up to 30 keys can be input.
- 3) A maximum of four pins can be used as output pins for expansion.
- 4) 1 / 3 duty drive.
- 5) A bias of 1 / 2 or 1 / 3 can be selected for the LCD display power supply.

●Block diagram



●Pin assignments




Fig.1

●Pin descriptions

Pin No.	Pin name	I / O	Function	Processing if not used
1 ~ 4	S ₁ (EP ₁) ~ S ₄ (EP ₄)	O	Output pins for switching between segment output and expansion pin output. Switched using control codes P ₀ and P ₁ . When expansion pins are used, these output set data (1 or 0).	OPEN
5 ~ 40	S ₅ ~ S ₄₀	O	Segment output pins. These output waveforms correspond to serial data input from DI.	OPEN
41 ~ 43	COM ₁ ~ COM ₃	O	Common output pins	OPEN
44, 45	KO ₁ (S ₄₁), KO ₂ (S ₄₂)	O	Output pins for switching between key scan output and segment output. Switching is enabled using control codes K ₀ and K ₁ .	OPEN
46 ~ 49	KO ₃ ~ KO ₆	O	Key scan output pins	OPEN
50 ~ 54	KI ₁ ~ KI ₅	I	Key scan input pins	OPEN
55	$\overline{\text{RST}}$	I	Reset input pin for Low Active state. Segment and common outputs are fixed at LOW level while RST is LOW, and all displays disappear. Data for LCD displays is not reset. All data in the key scan buffer is cleared.	V _{DD}
57	V _{DD1}	—	Internal reference voltage for LCD. When using in the 1 / 2 bias mode, this should be connected to V _{DD2} .	—
58	V _{DD2}	—	Internal reference voltage for LCD. When using in the 1 / 2 bias mode, this should be connected to V _{DD1} .	—
60	OSC	—	Oscillator pin for segment / common alternating waveforms	—
61	DO	O	Key buffer data output pin. After a key scan has been completed, if key input existed, this changes to LOW. Also, if the key data communications command is input, the contents of the key buffer are output as serial data. Since this is open drain output, it should be used with a pull-up resistor.	OPEN
62	CS	I	Chip select input pin	V _{SS}
63	CK	I	Synchronous clock input pin for data transmission	V _{SS}
64	DI	I	Data input pin for LCD display	V _{SS}

●Absolute maximum ratings (Ta = 25°C)

Parameter		Symbol	Pin	Limits	Unit
Power supply voltage		V _{DD}	V _{DD}	− 0.3 ~ + 7.0	V
Input voltage		V _{IN}	$\overline{\text{RST}}$, OSC, CS, CK, DI, KI ₁ ~ KI ₅	− 0.3 ~ V _{DD} + 0.3	V
Output voltage		V _{OUT}	OSC, DO, KO ₁ ~ KO ₆ , EP ₁ ~ EP ₄	− 0.3 ~ V _{DD} + 0.3	V
Output current		I _{OUT} (1)	COM ₁ ~ COM ₃	3	mA
		I _{OUT} (2)	EP ₁ ~ EP ₄	5	mA
		I _{OUT} (3)	S ₁ ~ S ₄₀	300	μA
		I _{OUT} (4)	KO ₁ ~ KO ₆	1	mA
Power dissipation	BU9768AK	P _d	—	800	mW*
	BU9768AKV			750	
Storage temperature		T _{stg}	—	− 55 ~ + 125	°C

* This is the maximum voltage which may be applied to the V_{SS} pin.

Reduced by 8.0mW (AK) or 7.5mW (AKV) for each increase in Ta of 1°C over 25°C.

● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Pin	Min.	Typ.	Max.	Unit
Power supply voltage	V _{DD}	V _{DD}	+ 4.5	—	+ 6.0	V
Operating temperature	Topr	—	− 40	—	+ 85	°C

● Electrical characteristics (unless otherwise noted, V_{DD} = 4.5V to 6.0V, Ta = 25°C)

Parameter	Symbol	Pin	Min.	Typ.	Max.	Unit	Conditions
Input high level voltage	V _{IH} (1)	$\overline{\text{RST}}$, CS, CK, DI	0.8V _{DD}	—	V _{DD}	V	
	V _{IH} (2)	KI1 ~ KI5	0.6V _{DD}	—	V _{DD}	V	
Input low level voltage	V _{IL} (1)	$\overline{\text{RST}}$, CS, CK, DI	0	—	0.2V _{DD}	V	
	V _{IL} (2)	KI1 ~ KI5	0	—	0.2V _{DD}	V	
Input high level current	I _{IH}	$\overline{\text{RST}}$, CS, CK, DI	—	—	6.0	μA	V _I = V _{DD}
Input low level current	I _{IL}	$\overline{\text{RST}}$, CS, CK, DI	—	—	6.0	μA	V _I = V _{SS}
Input floating voltage	V _{IF}	KI1 ~ KI5	—	—	0.05V _{DD}	V	
Pull-down resistance	R _{PD}	KI1 ~ KI5	50	100	200	kΩ	V _{DD} = 5.0V
Output off leakage current	I _{OFFH}	DO	—	—	6.0	μA	V _O = V _{DD}
Output high level voltage	V _{OH} (1)	KO1 ~ KO6	V _{DD} − 2.0	V _{DD} − 1.0	V _{DD} − 0.5	V	I _O = − 1mA
	V _{OH} (2)	EP1 ~ EP4	V _{DD} − 1.5	—	—	V	I _O = − 300μA
	V _{OH} (3)	S1 ~ S42	—	V _{DD} − 1.0	—	V	I _O = − 20μA
	V _{OH} (4)	COM1 ~ COM3	—	V _{DD} − 1.0	—	V	I _O = − 100μA
Output low level voltage	V _{OL} (1)	KO1 ~ KO6	0.5	1.0	2.0	V	I _O = 50μA
	V _{OL} (2)	EP1 ~ EP4	—	—	1.0	V	I _O = 300μA
	V _{OL} (3)	S1 ~ S42	—	1.0	—	V	I _O = 20μA
	V _{OL} (4)	COM1 ~ COM3	—	1.0	—	V	I _O = 100μA
	V _{OL} (5)	DO	—	0.2 (200Ω)	0.5 (500Ω)	V	I _O = 1mA
Output intermediate level voltage	V _{MID} (1)	COM1 ~ COM3	1 / 2V _{DD} − 1.0	—	1 / 2V _{DD} + 1.0	V	1 / 2bias
	V _{MID} (2)	S1 ~ S42	2 / 3V _{DD} − 1.0	—	2 / 3V _{DD} + 1.0	V	1 / 3bias
	V _{MID} (3)	COM1 ~ COM3	2 / 3V _{DD} − 1.0	—	2 / 3V _{DD} + 1.0	V	1 / 3bias
	V _{MID} (4)	S1 ~ S42	1 / 3V _{DD} − 1.0	—	1 / 3V _{DD} + 1.0	V	1 / 3bias
	V _{MID} (5)	COM1 ~ COM3	1 / 3V _{DD} − 1.0	—	1 / 3V _{DD} + 1.0	V	1 / 3bias
Power supply current	I _{DD1}	—	—	30	70	μA	In sleep mode
	I _{DD2}	—	—	200	500	μA	fosc = 38kHz

○ Not designed for radiation resistance.

●AC timing characteristics ($V_{DD} = 4.5V$ to $6.0V$, $T_a = 25^\circ C$)

Parameter	Symbol	Pin	Min.	Typ.	Max.	Unit	
Rise time	t_u	CS, CK, DI	—	—	300	ns	
Fall time	t_d	CS, CK, DI	—	—	300	ns	
Data setup time	t_s (1)	CK, DI	100	—	—	ns	
Data hold time	t_h (1)	CK, DI	100	—	—	ns	
CS wait time	t_{cw}	CS, CK	100	—	—	ns	
CS setup time	t_s (2)	CS, CK	100	—	—	ns	
CS hold time	t_h (2)	CS, CK	100	—	—	ns	
CK HIGH level time	t_H	CK	100	—	—	ns	
CK LOW level time	t_L	CK	100	—	—	ns	
DO output delay time	t_{dl}	DO	—	—	200 (Note 1)	ns	
Oscillation guaranteed range	f_{osc}	OSC	19	38	76	kHz	(Note 2)

(Note 1) Since DO is open drain output, the output delay time varies depending on the pull-up resistance.

(Note 2) Values measured for attachments of $R = 47k\Omega$, $C = 1000pF$.

●Application example
(1 / 2 bias mode)




Fig. 2

* The pull-up resistor value should be set to a value so that the waveform is not destroyed by the wiring capacitance or other factors.

Block diagram of the EP1K10-10F100-6 device showing connections to a microcontroller (μ -COM), an LCD panel, and a key matrix.

Connections:

- μ -COM is connected to V_{DD} , RST , CS , CK , DI , and DO .
- LCD panel is connected to OSC , $S_1 (EP_1)$, and S_{10} .
- Key matrix (30 maximum) is connected to the K_{11} to K_{15} pins.


Pin Labels:

- V_{DD} , RST , V_{DD1} , V_{DD2} , CS , CK , DI , DO
- COM_1 , COM_2 , COM_3
- KO_1 , KO_2 , KO_3 , KO_4 , KO_5
- K_{11} , K_{12} , K_{13} , K_{14} , K_{15}

Component Values:

- R_1, C_1 : Constants should be set to match data communications.
- R_2 : 47k Ω (fosc = 38kHz)
- C_2 : 1000pF (fosc = 38kHz)
- C_3 : $\geq 0.047\mu F$
- R_3 : 1k Ω ~ 10k Ω

(1 / 2 bias mode)



* The pull-up resistor value should be set to a value so that the waveform is not destroyed by the wiring capacitance or other factors.

(1 / 3 bias mode)




Fig. 5

* The pull-up resistor value should be set to a value so that the waveform is not destroyed by the wiring capacitance or other factors.

●Circuit operation

(1) Data communications

The BU9768AK / BU9768AKV are able to receive LCD display data output from the controller, as well as the results of key scans.

1) LCD display data output (from controller)

When LCD data is output, the command code “42” must be output at the beginning of the data. Fig. 6 shows an example of LCD display data output.




Fig. 6 Example of LCD display data transmission

- ① During the time that CS is LOW, the command code “42” is input synchronized to the CK clock, and CS is then set to HIGH before the rise of the next CK clock.
- ② The LCD data is sent, and 0 (LOW level) is input for the two bits following D₁₂₆.
- ③ An 8-bit control code is input, and CS is set to LOW.

Segment data correspondence table

	COM ₃	COM ₂	COM ₁
S ₁ (EP ₁)	D ₁ (EP ₁)	D ₂	D ₃
S ₂ (EP ₂)	D ₄ (EP ₂)	D ₅	D ₆
S ₃ (EP ₃)	D ₇ (EP ₃)	D ₈	D ₉
S ₄ (EP ₄)	D ₁₀ (EP ₄)	D ₁₁	D ₁₂
S ₅	D ₁₃	D ₁₄	D ₁₅
S ₆	D ₁₆	D ₁₇	D ₁₈
S ₇	D ₁₉	D ₂₀	D ₂₁
S ₈	D ₂₂	D ₂₃	D ₂₄
S ₉	D ₂₅	D ₂₆	D ₂₇
S ₁₀	D ₂₈	D ₂₉	D ₃₀
S ₁₁	D ₃₁	D ₃₂	D ₃₃
S ₁₂	D ₃₄	D ₃₅	D ₃₆
S ₁₃	D ₃₇	D ₃₈	D ₃₉
S ₁₄	D ₄₀	D ₄₁	D ₄₂
S ₁₅	D ₄₃	D ₄₄	D ₄₅
S ₁₆	D ₄₆	D ₄₇	D ₄₈
S ₁₇	D ₄₉	D ₅₀	D ₅₁
S ₁₈	D ₅₂	D ₅₃	D ₅₄
S ₁₉	D ₅₅	D ₅₆	D ₅₇
S ₂₀	D ₅₈	D ₅₉	D ₆₀
S ₂₁	D ₆₁	D ₆₂	D ₆₃

	COM ₃	COM ₂	COM ₁
S ₂₂	D ₆₄	D ₆₅	D ₆₆
S ₂₃	D ₆₇	D ₆₈	D ₆₉
S ₂₄	D ₇₀	D ₇₁	D ₇₂
S ₂₅	D ₇₃	D ₇₄	D ₇₅
S ₂₆	D ₇₆	D ₇₇	D ₇₈
S ₂₇	D ₇₉	D ₈₀	D ₈₁
S ₂₈	D ₈₂	D ₈₃	D ₈₄
S ₂₉	D ₈₅	D ₈₆	D ₈₇
S ₃₀	D ₈₈	D ₈₉	D ₉₀
S ₃₁	D ₉₁	D ₉₂	D ₉₃
S ₃₂	D ₉₄	D ₉₅	D ₉₆
S ₃₃	D ₉₇	D ₉₈	D ₉₉
S ₃₄	D ₁₀₀	D ₁₀₁	D ₁₀₂
S ₃₅	D ₁₀₃	D ₁₀₄	D ₁₀₅
S ₃₆	D ₁₀₆	D ₁₀₇	D ₁₀₈
S ₃₇	D ₁₀₉	D ₁₁₀	D ₁₁₁
S ₃₈	D ₁₁₂	D ₁₁₃	D ₁₁₄
S ₃₉	D ₁₁₅	D ₁₁₆	D ₁₁₇
S ₄₀	D ₁₁₈	D ₁₁₉	D ₁₂₀
KO ₁ (S ₄₁)	D ₁₂₁	D ₁₂₂	D ₁₂₃
KO ₂ (S ₄₂)	D ₁₂₄	D ₁₂₅	D ₁₂₆

1. If there is an unused segment output

If there is segment output that is not used, depending on the panel, the transmission of the LCD display data can be simplified by deciding the pin or pins to be used starting from S₄₀ (S₄₂ if pins 44 and 45 are used as segment output, and S₄₁ if only pin 44 is used as segment output).




Fig. 7 Simplified data communication

This figure shows an example in which the 30 segment outputs from S₁₁ to S₄₀ are used, and assumes that communication is done in units of eight bits (one byte). For this reason, the data of S₉ and S₁₀ (from D₂₅ to D₃₀), which are not used, is input as dummy data. If the unit is not eight bits, this dummy data can be omitted, in which case the data should be input after the command code, starting from the data of D₃₁. However, even if Pins 44 and 45 are used as key scan output and not as segment output, the data for D₁₂₁ to D₁₂₆ cannot be omitted.

2. Control codes

The BU9768AK is designed to support various applications, depending on the combination of control codes used.

- DP: Display mode control

Depending on the type of display, either 1 / 2 bias drive or 1 / 3 bias drive may be selected.

1: 1 / 2 bias drive

0: 1 / 3 bias drive

- S₀ and S₁: Sleep mode control

In the sleep modes, all displays are turned off, and the oscillation of the OSC pin is stopped, enabling a lower power consumption. In sleep modes, although all of the displays are turned off, key scans are enabled. For information on key scans in the sleep modes, please refer to pages 15 to 22.

Various sleep modes can be selected, depending on the application.

Control code		Mode	Segment / common output	OSC pin	Key scan output					
S ₀	S ₁				KO ₁	KO ₂	KO ₃	KO ₄	KO ₅	KO ₆
0	0	Normal	Output	Oscillating	H	H	H	H	H	H
0	1	Sleep	Fixed at LOW	Stopped	L	L	L	L	L	H
1	0	Sleep	Fixed at LOW	Stopped	L	L	L	L	H	H
1	1	Sleep	Fixed at LOW	Stopped	H	H	H	H	H	H

In the Sleep modes, oscillation of the OSC pin stops, but if a button is pressed while the key scan output is on the HIGH line, oscillation begins and a key scan is carried out. When the key scan has been completed, oscillation stops again.

- K₀, K₁: Control that switches between key scan and segment output
- P₀, P₁: Control that switches between segment and expansion pin output

The output can be switched to match a variety of applications, depending on the combination of the four bits.

Control code				Key scan / segment		Segment / expansion pin				Max. no. of display segments	Max. key input
K ₀	K ₁	P ₀	P ₁	44pin	45pin	1pin	2pin	3pin	4pin		
0	0	0	0	KO ₁	KO ₂	S ₁	S ₂	S ₃	S ₄	120	30
0	0	0	1	KO ₁	KO ₂	EP ₁	EP ₂	S ₃	S ₄	114	30
0	0	1	0	KO ₁	KO ₂	EP ₁	EP ₂	EP ₃	S ₄	111	30
0	0	1	1	KO ₁	KO ₂	EP ₁	EP ₂	EP ₃	EP ₄	108	30
0	1	0	0	S ₄₁	KO ₂	S ₁	S ₂	S ₃	S ₄	123	25
0	1	0	1	S ₄₁	KO ₂	EP ₁	EP ₂	S ₃	S ₄	117	25
0	1	1	0	S ₄₁	KO ₂	EP ₁	EP ₂	EP ₃	S ₄	114	25
0	1	1	1	S ₄₁	KO ₂	EP ₁	EP ₂	EP ₃	EP ₄	111	25
1	*	0	0	S ₄₁	S ₄₂	S ₁	S ₂	S ₃	S ₄	126	20
1	*	0	1	S ₄₁	S ₄₂	EP ₁	EP ₂	S ₃	S ₄	120	20
1	*	1	0	S ₄₁	S ₄₂	EP ₁	EP ₂	EP ₃	S ₄	117	20
1	*	1	1	S ₄₁	S ₄₂	EP ₁	EP ₂	EP ₃	EP ₄	114	20

* Don't Care

- SC: Control switching the LCD display on and off
Switching the LCD display on and off can be done regardless of the input data.
1: Display off

0: Display on (when displayed, displays can be obtained in accordance with the input data.)

Note: When the power supply is turned on, the following settings are in effect for control codes. These initial settings for control codes should be changed to match the mode being used.

When the power supply is turned on:

(DP, S₀, S₁, K₀, K₁, P₀, P₁, SC) = (0, 0, 0, 1, 1, 0, 0, 0)

2) Transmission of key data

A command code of "43" should be input in order to output the results of a key scan to the BU9768AK / BU9768AKV.




Fig. 8 Transmission of key data

If CS is changed to HIGH level after the command code is input, the data in the key buffer is output synchronized to the rise of CK.

Key data correspondence table

	KI ₁	KI ₂	KI ₃	KI ₄	KI ₅
KO ₁ (S ₄₁)	D ₁	D ₂	D ₃	D ₄	D ₅
KO ₂ (S ₄₂)	D ₆	D ₇	D ₈	D ₉	D ₁₀
KO ₃	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
KO ₄	D ₁₆	D ₁₇	D ₁₈	D ₁₉	D ₂₀
KO ₅	D ₂₁	D ₂₂	D ₂₃	D ₂₄	D ₂₅
KO ₆	D ₂₆	D ₂₇	D ₂₈	D ₂₉	D ₃₀

- The data D₀, which is output synchronized to the rise of CS, is unstable and should not be used.
- The output SA of the 32nd bit is a state acknowledge signal and outputs the current BU9768AK / BU9768AKV mode.

SA: State acknowledge signal

In normal modes: SA = LOW

In sleep modes : SA = HIGH

(2) Key scan operation

With the BU9768AK / BU9768AKV, up to 30 key inputs can be received.




Fig. 9 Key scan operation

One key scan requires 15ms (if $f_{osc} = 38\text{kHz}$, $582 / f_{osc}$ (sec)). Key scans which are shorter than this time cannot be received. Also, in order to prevent chattering, the key scan waveform (KO output) reaches the HIGH level twice during one key scan. After scanning has been carried out twice, the data from the two scans is compared, and if the data for all of the keys does not match, an error occurs.

1) Key scans and key data communications

With the BU9768AK / BU9768AKV, if normal key input is received, DO changes from HIGH to LOW, so if DO is connected to the interrupt input pin of the controller, interrupt processing can be carried out based on the key input. Also, after DO changes to LOW following completion of a key scan, a new key scan cannot be carried out until all of the key data has been read.

If multiple keys are pressed at once, multiple key data is set for the various key inputs to be distinguished.




Fig. 10 Relationship between key scan and data communications

2) Key scans in sleep modes

In sleep modes, depending on the mode, the key scan standby state of the KO pin is restricted.




Fig. 11 Example of key matrix configuration

(The diodes installed on each key are to prevent erroneous recognition if multiple keys are pressed.)

The figure above assumes that the control codes S_0 and S_1 have been set to 0 and 1, respectively. In this case, if any key between key 26 and key 30 is pressed, an HIGH level is input on the KIn line, oscillation begins, and a key scan is carried out. If any key between key 1 and key 25 is pressed, all of the KIn lines remain at LOW level, and no key scan is carried out. Oscillation resumes when the key scan has been completed.

If key input in a sleep mode is to be used and interrupt processing carried out, a key on a KO_n = HIGH line should be used.

3) Operation flow in a key scan

The flow of operations taking place during a key scan is shown below.





Fig. 12 Key scan flow

The "successful" judgment of the key scan shown in the illustration is based on the data from the two key scans matching for all of the keys, as described on page 13.


If an error occurs, the key scan is carried out once again after the first key scan has been completed if a key has remained pressed, and continues to be carried out as long as the key is pressed, until it is successfully completed.

After a key scan has been successfully completed, no new key scans can be carried out until reading of the key data has been completed.

(3) Output waveforms



1) 1 / 2 bias mode (frame frequency = $f_{osc} / 384$)

2) 1 / 3 bias mode (frame frequency = $f_{osc} / 384$)



(4) $\overline{\text{RST}}$ and display control

After the power supply has been turned on, because the internal data of the BU9768AK / BU9768AKV (D_1 to D_{126}) is unstable, $\overline{\text{RST}}$ goes LOW at the same time that the power supply is turned on. While $\overline{\text{RST}}$ is LOW, data is transmitted using the microcomputer, and when data transmission has been completed, $\overline{\text{RST}}$ can be set to HIGH to prevent meaningless displays. (For the states of control codes when the power supply is turned on, see page 11.)

Fig. 13 Communication, display and $\overline{\text{RST}}$ timingFig. 14 Example of $\overline{\text{RST}}$ pin processing

In the circuit example shown above, the value of t1 is determined by the value of the capacitor and resistor. The value should be set in such a way that the constant determined by the capacitor and resistor is the initialized communication time + t2.

● Operation notes

(1) Using the product with the synchronous clock stopped

If the synchronous clock is to be stopped during the period that data is not being transmitted, program the product so that the rise of CK is input at least twice after the fall of CS.




Fig. 15 When CK is stopped at HIGH




Fig. 16 When CK is stopped at LOW


(2) Precautions concerning key scans when the power supply is turned on

To carry out a key scan immediately after the power supply is turned on, without transmitting data, the parameters must be set so that the following conditions are met.


- 1) The rise of the synchronous clock pulse is input to the CK pin at least twice.
- 2) Since input can only be received from keys on the KO₃ to KO₆ line, other keys should not be used for functions such as interrupts. (For information on the status when the power supply is turned on, please see page 11.)

* If data is being transferred before a key scan is carried out, after the power supply is turned on, these precautions do not apply.


- When using the external reset terminal, make $\overline{\text{RST}} = \text{"L"}$ at 1ms or more with V_{DD} at 4.5V or more.
- When not using the external reset terminal, V_{DD} has to satisfy the following conditions.



BU9768AKV



QFP-A64



VQFP64