Floating Bootstrap or Ground-Reference **D PACKAGE High-Side Driver** (TOP VIEW) **Adaptive Dead-Time Control** ENABLE ☐ BOOT 50-ns Max Rise/Fall Times and 100-ns Max 13 IN \square ☐ NC Propagation Delay – 3.3-nF Load CROWBAR ___ 3 12 □□ HIGHDR NC \square 11 ☐ BOOTLO **Ideal for High-Current Single or Multiphase** 10 SYNC I □□ LOWDR **Power Supplies** DT \square 9 2.4-A Typical Peak Output Current □ V_{CC} PGND □ 8 4.5-V to 15-V Supply Voltage Range **PWP PACKAGE Internal Schottky Bootstrap Diode** (TOP VIEW) **SYNC Control for Synchronous or Nonsynchronous Operation** ENABLE IT 10 ш воот IN \square **1**13 **CROWBAR for OVP, Protects Against** 2 ☐ NC CROWBAR ___ 3 I_{12} **Faulted High-Side Power FETs** NC \square 4 Thermal 11 □ BOOTLO Low Supply Current....3-mA Typical Pad I_{10} 5 SYNC I

 □ LOWDR -40°C to 125°C Operating Virtual Junction

NC - No internal connection

DT \square

PGND I

6

9

8

□ NC

Ш Vcc

description

Packages

Temperature Range

Available in SOIC and TSSOP PowerPAD

The TPS2830 and TPS2831 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not have MOSFET drivers. The drivers are designed to deliver 2.4-A peak currents into large capacitive loads. The high-side driver can be configured as a ground-reference driver or as a floating bootstrap driver. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions, providing higher efficiency for the buck regulator. The TPS2830/31 drivers have additional control functions: ENABLE, SYNC, and CROWBAR. Both drivers are off when ENABLE is low. The driver is configured as a nonsynchronous-buck driver, disabling the low side driver when SYNC is low. The CROWBAR function turns on the low-side power FET, overriding the IN signal, for over-voltage protection against faulted high-side power FETs.

The TPS2830 has a noninverting input. The TPS2831 has an inverting input. The TPS2830/31 drivers are available in 14-terminal SOIC and thermally-enhanced TSSOP PowerPAD™ packages, and operate over a virtual junction temperature range of -40°C to 125°C.

Related Synchronous MOSFET Drivers

DEVICE NAME	ADDITIONAL FEATURES	INPUTS		
TPS2832	W/O ENABLE, SYNC, and CROWBAR	CMOS	Noninverted	
TPS2833	WO ENABLE, STINC, and CROWBAR	CIVIOS	Inverted	
TPS2834	ENABLE, SYNC, and CROWBAR	TTL	Noninverted	
TPS2835	ENABLE, STNC, and CROWBAR	111	Inverted	
TPS2836	W/O ENABLE, SYNC, and CROWBAR	TTI	Noninverted	
TPS2837	W/O LIVABLE, STING, and CROWBAR	' ' '	Inverted	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.




AVAILABLE OPTIONS

	PACKAGED DEVICES				
ТЈ	SOIC (D)	TSSOP (PWP)			
–40°C to 125°C	TPS2830D TPS2831D	TPS2830PWP TPS2831PWP			

The D and PWP packages are available taped and reeled. Add R suffix to device type (e.g., TPS2830DR)

functional block diagram





Terminal Functions

TERMIN	ERMINAL		TERMINAL		TERMINAL		TERMINAL		TERMINAL		TERMINAL		TERMINAL		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION												
BOOT	14	I	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO terminals to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μ F and 1 μ F. A 1-M Ω resistor should be connected across the bootstrap capacitor to provide a discharge path when the driver has been powered down.												
BOOTLO	11	0	This terminal connects to the junction of the high-side and low-side MOSFETs.												
CROWBAR	3	_	CROWBAR can to be driven by an external OVP circuit to protect against a short across the high-side MOSFET. If CROWBAR is driven low, the low-side driver will be turned on and the high-side driver will be turned off, independent of the status of all other control terminals.												
DT	6	I	Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs.												
ENABLE	1	I	If ENABLE is low, both drivers are off.												
HIGHDR	12	0	Output drive for the high-side power MOSFET												
IN	2	I	Input signal to the MOSFET drivers (noninverting input for the TPS2830; inverting input for the TPS2831).												
LOWDR	10	0	Output drive for the low-side power MOSFET												
NC	4, 9, 13		No internal connection												
PGND	7		Power ground. Connect to the FET power ground												
SYNC	5	I	Synchronous Rectifier Enable terminal. If SYNC is low, the low-side driver is always off; If SYNC is high, the low-side driver provides gate drive to the low-side MOSFET.												
VCC	8	Ι	Input supply. Recommended that a 1-μF capacitor be connected from V _{CC} to PGND.												

detailed description

low-side driver

The low-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a GND-reference driver or as a floating bootstrap driver. The internal bootstrap diode is a Schottky, for improved drive efficiency. The maximum voltage that can be applied from BOOT to ground is 30 V.

dead-time (DT) control[†]

Dead-time control prevents shoot through current from flowing through the main power FETs during switching transitions by controlling the turn-on times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the DT terminal connects to the junction of the power FETs.

ENABLE†

The ENABLE terminal enables the drivers. When enable is low, the output drivers are low.

IN†

The IN terminal is the input control signal for the drivers. The TPS2830 has a noninverting input; the TPS2831 has an inverting input.

 † High-level input voltages on ENABLE, SYNC, CROWBAR, IN, and DT must be greater than or equal to 0.7V $_{CC}$.



TPS2830, TPS2831 FAST SYNCHRONOUS-BUCK MOSFET DRIVERS WITH DEAD-TIME CONTROL

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

detailed description (continued)

SYNC†

The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off.

CROWBAR†

The CROWBAR terminal overrides the normal operation of the driver. When the CROWBAR terminal is low, the low-side FET turns on to act as a clamp, protecting the output voltage of the dc/dc converter against over voltages due to a short across the high-side FET. V_{IN} should be fused to protect the low-side FET.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 16 V
Input voltage range: BOOT to PGND (high-side driver ON)	0.3 V to 30 V
BOOTLO to PGND	–0.3 V to 16 V
BOOT to BOOTLO	–0.3 V to 16 V
ENABLE, SYNC, and CROWBAR (see Note 2)	–0.3 V to 16 V
IN (see Note 2)	–0.3 V to 16 V
DT (see Note 2)	0.3 V to 30 V
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds .	260°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
PWP with solder§	2668	26.68 mW/°C	1467	1067
PWP without solder§	1024	10.24 mW/°C	563	409
D	749	7.49 mW/°C	412	300

JUNCTION-CASE THERMAL RESISTANCE TABLE

PWP	Junction-case thermal resistance	2.07 °C/W

§ Test Board Conditions:

- 1. Thickness: 0.062"
- 2. 3" × 3" (for packages <27 mm long)
- 3. $4'' \times 4''$ (for packages >27 mm long)
- 4. 2 oz copper traces located on the top of the board (0.071 mm thick)
- 5. Copper areas located on the top and bottom of the PCB for soldering
- 6. Power and ground planes, 1 oz copper (0.036 mm thick)
- 7. Thermal vias, 0.33 mm diameter, 1.5 mm pitch
- 8. Thermal isolation of power plane

For more information, refer to TI technical brief, literature number SLMA002.

 \dagger High-level input voltages on ENABLE, SYNC, CROWBAR, IN, and DT must be greater than or equal to 0.7V_{CC}.



^{2.} High-level input voltages on the ENABLE, SYNC, CROWBAR, IN, and DT terminals must be greater than or equal to 0.7V_{CC}.

recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage,	Vcc	4.5	15	V
Input voltage	BOOT to PGND	4.5	28	V

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

supply current

	PARAMETER		TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
VCC	Supply voltage range				4.5		15	V
		V _{ENABLE} = LOW,	V _{CC} =15 V				100	μΑ
		V _{ENABLE} = HIGH,	V _{CC} =15 V			0.1		
VCC	Quiescent current	VENABLE = HIGH, BOOTLO grounded, See Note 3	V _{CC} =12 V, C _{HIGHDR} = 50 pF,	$f_{SWX} = 200 \text{ kHz},$ $C_{LOWDR} = 50 \text{ pF},$		3		mA

NOTE 3: Ensured by design, not production tested.

output drivers

PARAMETER		TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT	
	High-side sink Duty cycle < 2%,		VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 4 V	0.7	1.1		
	(see Note 4)	t _{pw} < 100 μs	VBOOT - VBOOTLO = 6.5 V	, VHIGHDR = 5 V	1.1	1.5		Α
	(see Note 4) (see Note 3)		$V_{BOOT} - V_{BOOTLO} = 12 V$	V _{HIGHDR} = 10.5 V	2	2.4		
	High-side	Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 0.5V	1.2	1.4		
	source	t _{pw} < 100 μs	$V_{BOOT} - V_{BOOTLO} = 6.5 V_{BOOTLO}$, V _{HIGHDR} = 1.5 V	1.3	1.6		Α
Peak output-	(see Note 4)	(see Note 3)	$V_{BOOT} - V_{BOOTLO} = 12 V$	V _{HIGHDR} = 1.5 V	2.3	2.7		
current	Lancatal atal	Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	V _{LOWDR} = 4 V	1.3	1.8		
	Low-side sink (see Note 4)	t _{pw} < 100 μs	$V_{CC} = 6.5 \text{ V},$	V _{LOWDR} = 5 V	2	2.5		Α
	(666 14616 1)	(see Note 3)	V _{CC} = 12 V,	V _{LOWDR} = 10.5 V	3	3.5		
	Low-side	Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	$V_{LOWDR} = 0.5V$	1.4	1.7		
	source	t _{pw} < 100 μs	$V_{CC} = 6.5 \text{ V},$	V _{LOWDR} = 1.5 V	2	2.4		A
	(see Note 4)	(see Note 3)	$V_{CC} = 12 \text{ V},$	V _{LOWDR} = 1.5 V	2.5	3		
			$V_{BOOT} - V_{BOOTLO} = 4.5 V_{BOOTLO}$, V _{HIGHDR} = 0.5 V			5	
	High-side sink (se	ee Note 4)	$V_{BOOT} - V_{BOOTLO} = 6.5 V_{s}$, VHIGHDR = 0.5 V			5	Ω
			$V_{BOOT} - V_{BOOTLO} = 12 V$	VHIGHDR = 0.5 V	5			
			$V_{BOOT} - V_{BOOTLO} = 4.5 V_{s}$, VHIGHDR = 4 V			75	
	High-side source	(see Note 4)	$V_{BOOT} - V_{BOOTLO} = 6.5 V_{s}$, VHIGHDR = 6 V			75	Ω
Output			$V_{BOOT} - V_{BOOTLO} = 12 V$	VHIGHDR =11.5 V			75	
resistance			$V_{DRV} = 4.5 V,$	$V_{LOWDR} = 0.5 V$			9	
	Low-side sink (se	ee Note 4)	V _{DRV} = 6.5 V	$V_{LOWDR} = 0.5 V$			7.5	Ω
			V _{DRV} = 12 V,	$V_{LOWDR} = 0.5 V$			6	
			V _{DRV} = 4.5 V,	V _{LOWDR} = 4 V			75	
	Low-side source	(see Note 4)	$V_{DRV} = 6.5 V,$	V _{LOWDR} = 6 V			75	Ω
			V _{DRV} = 12 V,	V _{LOWDR} = 11.5 V			75	

NOTES: 3. Ensured by design, not production tested.

^{4.} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the Rds(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



TPS2830, TPS2831 FAST SYNCHRONOUS-BUCK MOSFET DRIVERS WITH DEAD-TIME CONTROL

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}$, ENABLE = High, $C_L = 3.3 \text{ nF}$ (unless otherwise noted) (continued)

dead-time control

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧ _{IH}	High-level input voltage	LOWDR	Over the Valarange (see Note 3)	0.7V _{CC}			V
V_{IL}	Low-level input voltage	LOVIDA	Over the V _{CC} range (see Note 3)			1	V
٧ _{IH}	High-level input voltage	DT	Over the Vee range	0.7V _{CC}			V
V _{IL}	Low-level input voltage	יטן	Over the V _{CC} range			1	V

NOTE 3: Ensured by design, not production tested.

digital control terminals (IN, CROWBAR, ENABLE, SYNC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	Over the Ve e range	0.7V _{CC}			V
VIL	Low-level input voltage	Over the V _{CC} range			1	V

switching characteristics over recommended operating virtual junction temperature range, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

P	ARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT			
		VBOOT = 4.5 V,	V _{BOOTLO} = 0 V			60				
	HIGHDR output (see Note 3)	VBOOT = 6.5 V,	V _{BOOTLO} = 0 V			50	ns			
Rise time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			50				
Kise time		V _{CC} = 4.5 V				40				
	LOWDR output (see Note 3)	V _{CC} = 6.5 V				30	ns			
		V _{CC} = 12 V				30				
		$V_{BOOT} = 4.5 V,$	V _{BOOTLO} = 0 V			60				
	HIGHDR output (see Note 3)	$V_{BOOT} = 6.5 V$	V _{BOOTLO} = 0 V			50	ns			
Fall time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			50				
T all tillle	LOWDR output (see Note 3)	V _{CC} = 4.5 V				40				
		V _{CC} = 6.5 V				30	ns			
		V _{CC} = 12 V				30				
	HIGHDR going low (excluding dead time) (see Note 3)	$V_{BOOT} = 4.5 V$	$V_{BOOTLO} = 0 V$			130				
		$V_{BOOT} = 6.5 V,$	V _{BOOTLO} = 0 V			100	ns			
Propagation delay time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			75				
Fropagation delay time		V _{BOOT} = 4.5 V,	V _{BOOTLO} = 0 V			80				
	LOWDR going high (excluding dead time) (see Note 3)	$V_{BOOT} = 6.5 V$	V _{BOOTLO} = 0 V			70	ns			
	(exclusing about time) (edd rette b)	V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			60				
	LOWDD asian law	V _{CC} = 4.5 V				80				
Propagation delay time	LOWDR going low (excluding dead time) (see Note 3)	V _{CC} = 6.5 V				70	ns			
	(exercianing dead time) (ede riote e)	V _{CC} = 12 V				60				
	DT to LOWDD and	V _{CC} = 4.5 V		40		170				
Driver nonoverlap time	DT to LOWDR and LOWDR to HIGHDR (see Note 3)	V _{CC} = 6.5 V		25		135	ns			
	LOVIDIX (0 FIIGHDIX (366 Note 3)	V _{CC} = 12 V		15		85				

NOTE 3: Ensured by design, not production tested.



Figure 4

TYPICAL CHARACTERISTICS







Figure 3

TYPICAL CHARACTERISTICS






LOW-TO-HIGH PROPAGATION DELAY TIME JUNCTION TEMPERATURE 150 tpLH - Low-to-High Propagation Delay Time - ns $V_{CC} = 6.5 V$ 140 $C_L = 3.3 \text{ nF}$ 130 120 110 100 **High Side** 90 80 70 60 Low Side 50 40 30 20 -25 25 50 75 100 125 -50 T_J - Junction Temperature - °C Figure 7




TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



INPUT THRESHOLD VOLTAGE




Figure 15

APPLICATION INFORMATION

Figure 16 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2831 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load. The converter achieves an efficiency of 94% for $V_{\text{IN}} = 5 \text{ V}$, $I_{\text{load}} = 1 \text{ A}$, and 93% for $V_{\text{in}} = 5 \text{ V}$, $I_{\text{load}} = 3 \text{ A}$.




Figure 16. 3.3-V 3-A Synchronous-Buck Converter Circuit

TPS2830, TPS2831 FAST SYNCHRONOUS-BUCK MOSFET DRIVERS WITH DEAD-TIME CONTROL

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

APPLICATION INFORMATION

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A) This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have any other EMI problems and the power supply will be relatively free of noise.




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated