- **Single-Chip Speed Step Solution**
- **Hysteretic Controller Provides Fast Transient Response Time and Reduced Output Capacitance**
- **Two Linear Regulator Controllers Regulating Clock and I/O Voltages**
- **Internal 2-A (Typ) Gate Drivers With Bootstrap Diode Which Increase Efficiency**
- **5-Bit Dynamic VID**
- **Active Droop Compensation Enables Tight Dynamic Regulation for Reduced Output Capacitance**
- **Power Saving Mode (PSM) Promotes Long Battery Life**
- **High Bandwidth Current Sense Amplifier**
- **Adaptive Dead-Time Control Circuit Prevents Cross Conduction**
- **OVP, OCP, UVLO, UVP, and Thermal System Protection**
- **VGATE Terminal Provides Power-Good Signal for All Three Outputs**
- **Enable External Terminal (ENABLE_EXT)**
- **32-Pin TSSOP PowerPAD™ Enhances Thermal Performance**
- **1% Reference Voltage Accuracy**

DAP PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

description

The TPS5300 is a hysteretic synchronous-buck controller, with two on-chip linear regulator controllers, incorporating speed-step output voltage positioning technology. The TPS5300 provides a precise, programmable supply voltage to a mobile processor. A ripple regulator provides the core voltage, while two linear regulator drivers regulate external NPN power transistors for the I/O and CLK voltages. A 5-bit voltage identification (VID) DAC allows programming for the ripple regulator voltage to values between 0.925 V to 1.275 V in 25 mV steps and 1.30 V to 2 V in 50 mV. The fast transient response time and active voltage DROOP positioning reduce the number of output capacitors required to keep the output voltage within tight dynamic voltage regulation limits. The power saving mode (PSM) allows the user to select a single operating ramp or allows the controller to automatically switch to lower frequencies at low loads. The high-gain current sense differential amplifier allows the use of small-value sense resistors that minimize conduction losses. The TPS5300 includes high-side and low-side gate drivers rated at 2 A typical, that enable efficient operation at higher frequencies and drive larger or multiple power MOSFETs. An adaptive dead-time circuit minimizes dead-time losses while preventing cross-conduction of high-side and low-side switches. All three outputs power up together as they track the same user programmable slowstart voltage. The enable external (ENABLE_EXT) terminal allows the TPS5300 to activate external switching controllers for additional system power requirements. The TPS5300 features undervoltage lockout, overvoltage, undervoltage, and user-programmable overcurrent protection, and is packaged in a small 32-pin TSSOP PowerPAD™ package.

PRODUCT PREVIEW

functional schematic



Terminal Functions

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
ANAGND	4		Analog ground
BG	17	O	Bottom gate drive. BG is an output drive to the low-side synchronous rectifier FET.
BOOT	21	I	Bootstrap. Connect a 1-μF low ESR ceramic capacitor to PH to generate a floating drive for the high-side FET driver.
DROOP	10	I	Active voltage droop position voltage. DROOP is a voltage input used to set the amount of output-voltage, set-point droop as a function of load current. The amount of droop compensation is set with a resistor divider between IOUT and ANAGND. A voltage divider from V_O to VSENSE_CORE sets the no load offset.
DRV_CLK	1	O	CLK voltage regulator. DRV_CLK drives an external NPN bipolar power transistor for regulating CLK voltage to VREF_CLK.
DRVGND	16		Drive ground. Ground for FET drivers. Connect to FET PWRGND
DRV_IO	32	O	Drives an external NPN bipolar power transistor for regulating IO voltage to VREF_IO.
DT_SET	3	I	DT_SET sets the transition time for speed step output voltage positioning. Attach a capacitor from DT_SET to ground to program time.
ENABLE_EXT	29	O	Open drain output. ENABLE_EXT enables external converters when the internal enable signal is high (good), and disables when there is a fault with any regulator (OVP, UVP, OCPrr), VR_ON UVLO is low, or the VBIAS UVLO is low. Can be connected to the enable terminal of an external linear regulator or switching controller. A pullup resistor is required to set the desired voltage rail.
IS–	13	I	Current sense negative Kelvin connection. Connect to the node between the current sense resistor and the output capacitors. Keep the PCB trace short and route trace next to the IS+ trace to help reduce loop inductance noise pickup and cancel common mode noise through mutual coupling.
IS+	14	I	Current sense positive Kelvin connection. Connect to the node between the output inductor and the current sense resistor. Keep the PCB trace short and route trace next to the IS-trace to help reduce loop inductance noise and cancel common mode noise through mutual coupling.
IOUT	11	O	Current sense differential amplifier output. The voltage on IOUT equals 25 x ($V_{I(+)} – V_{I(–)}$) = 25 x ($R_{(sense)}$ x I_L).
OCP	9	I	Over current protection. Current limit trip point is set with a resistor divider between IOUT and ANAGND. The typical OCP trip point should be set at $1.30 \times I_{(max)}$. The OCP voltage also sets the PSM automatic trip points.
PH	19	I/O	Phase voltage node. PH is used for bootstrap low reference. PH connects to the junction of the high-side and low-side FET's.
PSM/LATCH	12	I	PSM. Power saving mode boosts efficiency at low load current by automatically decreasing the switching frequency toward the natural converter operating frequency. A logic low (<1.8) disables PSM, maintaining the higher switching frequency range set by CT. LATCH. Allows disabling fault latch. Recommend enabling fault latch protection
RAMP	28	I	Sets a ramp on the feedback signal to increase the switching frequency. Add a resistor from PH to RAMP and connect RAMP to VSENSE_CORE for a dc-coupled ramp. Add a capacitor from RAMP to VSENSE_CORE to set an ac-coupled ramp.
SLOWST	6	I	Slow start (soft start). A capacitor from SLOWST to GND sets the slowstart time for the ripple regulator and the two linear regulators. The three converters will ramp up together while tracking the output voltage. A current equal to IVrefb/5 charges the capacitor.
TG	20	O	Top gate drive. TG is an output drive to the high-side power switching FET's. It is also used in the anticross-conduction circuit to eliminate shoot-through current.
VBIAS	30	I	Analog VBIAS. It is recommended that at least a 1-μF capacitor be connected to ANAGND. Supply from V_{CB} through RC filter
V_{CC}	18		Supply voltage. V_{CC} is the supply voltage for the FET drivers. Add an external resistor/capacitor filter from VCC to VBIAS. It is recommended that a 1-μF capacitor be connected to the DRVGND terminal.
VGATE	15	O	Logical and output of the combined core, IO, and CLK powergoods. VGATE outputs a logic high when all (core, IO, CLK) output voltages are within 7% of the reference voltage. An open drain output allows setting to desired voltage level through a pullup resistor.

Terminal Functions (Continued)

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
VHYST	8	I	Ripple regulator hysteresis set terminal. The hysteresis is set with a resistor divider from VREFB to GRD. The hysteresis voltage window will be ± the voltage between VREFBand VHYST.
VID0	27	I	Voltage identification inputs 0, 1, 2, 3, and 4. These terminals are digital inputs that set the output voltage of the converter. The code pattern for setting the output voltage is located in the terminal functions table. These terminals are internally pulled up to VBIAS.
VID1	26	I	
VID2	25	I	
VID3	24	I	
VID4	23	I	
VREFB	7	O	Buffered ripple regulator reference voltage from VID network
VR_ON	22	I	Enables the drive signals to the MOSFET drivers. It is recommended that an external pullup resistor be connected to 5 V.
VSENSE_CLK	2	I	CLK feedback voltage sense. Connect to CLK linear regulator output voltage to regulate
VSENSE_CORE	5	I	Feedback voltage sense input for the core. Connect to ripple regulator output voltage to sense and regulate output voltage. It is recommended that an RC low-pass filter be connected at this pin to filter high frequency noise.
VSENSE_IO	31	I	I/O feedback voltage sense. Connect to I/O linear regulator output voltage to regulate

PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V_{CC} . . . . . 7 V
Input voltage, V_I: VBIAS . . . . . 7 V
VR_ON . . . . . 6 V
VID0, VID1, VID2, VID3, VID4 . . . . . 6 V
PSM/LATCH . . . . . 6 V
IS–, IS+ . . . . . 6 V
RAMP . . . . . 35 V
VSENSE_CORE . . . . . 6 V
VSENSE_IO . . . . . 6 V
VSENSE_CLK . . . . . 6 V
All other input terminals . . . . . 7 V
BOOT to DRVGND voltage (high-side driver on) . . . . . 35 V
BOOT to PH voltage . . . . . 7 V
BOOT to TG voltage . . . . . 7 V
PH to DRVGND voltage . . . . . –1 V to 35 V
ANAGND to DRVGND voltage . . . . . ±1 V
Output voltage, V_O: VGATE . . . . . 6 V
ENABLE_EXT . . . . . 6 V
Continuous power dissipation, P_D: Without PowerPad soldered, T_A = 25°C, T_J = 125°C . . . . . 1.2 W
With PowerPad soldered, T_C = 25°C, T_J = 125°C . . . . . 6.25 W
Operating junction temperature, T_J . . . . . 0°C to 125°C
Storage temperature, T_{stg} . . . . . –65°C to 150°C
Lead temperature, $T_{(lead)}$ (soldering, 10 seconds) . . . . . 300°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

dc and ac recommended operating conditions, $0 < T_J < 125°C$ (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage, V_{batt}	3	12.5	28	V
Linear regulator supply voltage, $V_{I(IO+CLK)}$	3	3.3	6	V
Supply voltage range, V_{CC}, VBIAS	4.5	5	6	V

electrical characteristics over recommended operating free-air temperature range, $0 < T_J < 125°C$, V_{IN} = 4.3 V – 28 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference/Voltage Identification						
$V_{IH(VID)}$	High-level input voltage, D0–D4	Current source pullup to V_{CC}	2.25			V
$V_{IL(VID)}$	Low-level input voltage, D0–D4				1	V
Cumulative Reference (see Note 1)						
$V_{(CUM\_ACCRR)}$	Initial accuracy ripple regulator	$0.925\ V \le V_{ref(core)} \le 2\ V$, Hysteresis window = 30 mV	–1.5%		1.5%	
		$0.925\ V \le V_{ref(core)} \le 2\ V$, $T_J = 25°C$ (see Note 2) Hysteresis window = 30 mV	–1%		1%	
Buffered Reference						
$V_{O(VREFB)}$	Output voltage, VREFB	$I_{(REFB)}$ = 50 μA	V_{ref} – 5 mV	V_{ref}	V_{ref} – 5 mV	V
Hysteretic Comparator (core)						
$V_{OS(HYSCMPrr)}$	Input offset voltage	$V_{(DROOP)}$ pin grounded (see Note 2)	–4		4	mV
$V_{hys(ACCrr)}$	Hysteresis accuracy	$V_{(VREFB)} - V_{(VHYST)}$ = 15 mV (Hysteresis window = 30 mV)	–5		5	mV
$V_{hys(SETrr)}$	Maximum hysteresis setting		60			mV
$t_{PHL(HC)}$	Propagation delay time from (AC) VSENSE_CORE to TG or BG (excluding deadtime)	10-mV overdrive, $0.925\ V \le V_{ref} \le 2\ V$, (see Note 2)		220	250	ns
Overcurrent Protection (core)						
$V_{(OCP)}$	Trip point, OCP	Normal operation	180	200	225	mV
		During dynamic VID change		300		
Overvoltage Protection (core, IO, CLK)						
$V_{(OVP)}$	Trip point, OVP	Upper threshold	112	115	120	$\%V_{ref}$
$V_{hys(OVP)}$	Hysteresis	Upper-lower thresholds (see Note 2)		10		mV
Undervoltage Protection (IO, CLK)						
$V_{(UVP)}$	Trip point, UVP	Lower threshold	70	75	80	$\%V_{ref}$
$V_{hys(UVP)}$	Hysteresis	Upper-lower thresholds (see Note 2)		10		mV

NOTES: 1. Cumulative reference accuracy is the combined accuracy of the reference voltage and the input offset voltage of the hysteretic comparator. Cumulative accuracy equals to the average of the low-level and high-level thresholds of the hysteretic comparator.
2. Ensured by design, not production tested.

PRODUCT PREVIEW

electrical characteristics over recommended operating free-air temperature range, $0 < T_J < 125°C$, V_{IN} = 4.3 V – 28 V (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Bias UVLO (Resets fault latch)						
$V_{IT(startUVLO)}$	Start threshold				4.46	V
$V_{IT(stopUVLO)}$	Stop threshold		3.3			V
VBIAS quiescent current, $I_{(ving1)}$		VR_ON connected to GND and V_I above UVLO start threshold		10	15	µA
VR_ON UVLO (Resets fault latch)						
$V_{IT(startVRON)}$	Start threshold			2.1	2.5	V
$V_{IT(stopVRON)}$	Stop threshold		1.3			V
Slowstart						
$I_{(chg)}$	Charge current ($I_{(chg)} = (I_{(REFB)}/5)$	$V_{(SS)}$ = 0.5 V, $I_{(VREFB)}$ = 65 µA VREFB = 1.3 V; $I_{(chg)} = (I_{(VREFB)}/5)$	10.4	13	15.6	µA
$I_{(dischg)}$	Discharge current	$V_{(SS)}$ = 1.3 V, Design for $V_{IN(min)}$ = 4.5 V		3		mA
VGATE (CORE, IO, CLK) (PWRGD of three outputs with open drain output)						
$V_{(VGATE)}$	Undervoltage trip point (VSENSE_CORE, _IO, & _CLK)	V_{IN} and $V_{(drv)}$ above UVLO thresholds	87.5	90	92.5	%Vref
$V_{(olVGATE)}$	Output saturation voltage	I_O = 2.5 mA		0.5	0.75	V
Enable EXT (SHUTDOWNB of IC with open-drain output. Use pullup resistor to 5 V or 3.3 V)						
$V_{(olEN\_EXT)}$	Output saturation voltage	I_O = 2.5 mA		0.5	0.75	V
DROOP Compensation						
$V_{(DROOP\_ACC)}$	Initial accuracy	$V_{(DROOP)}$ = 50 mV	–4		8	mV
$t_{PHL(HC)}$	Propagation delay	15-mV to 150-mV swing, 1.3 V ≤ V_{ref} ≤ 3.3 V, V_{CC} = 5 V (see Note 2)		200	500	ns
Current Sensing						
$G_{(CS)}$	Gain	With chopper stabilization (backup disable with metal mask)	24	25	26	V/V
V_{IO}	Input offset	V_{IS-} = 1.3 V, $V_{IS+} - V_{IS-}$ = 10 mV	–3		3	mV
$t_{(VDSRESP)}$	Response time (measured from 50% of ($V_{IS+} - V_{IS-}$) to 50% of $V_{(IOUT)}$)	V_{IS-} = 0.925 V – 2 V, V_{IS+} is pulsed from V_{IS-} to (V_{IS-} + 50 mV), V_{CC} = 5 V (see Note 2)			500	ns

NOTES: 2. Ensured by design, not production tested.
3. The VBIAS voltage is required to be a quiet bias supply for the TPS5300 control logic. External noisy loads should use VCC instead of the VBIAS voltage.

electrical characteristics over recommended operating free-air temperature range, $0 < T_J < 125°C$, V_{IN} = 4.3 V – 28 V (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSM/LATCH Power Saving Mode (PSM Comparator)						
$V_{(startINH)}$	PSM comparator start threshold	Sweep OCP through thresholds		2.1	2.3	V
$V_{(stopINH)}$	PSM comparator stop threshold		1.8			V
$V_{(PSMth1)}$	OCP voltage trip points for PSM		54	60	66	mV
$V_{(PSMth2)}$			39	45	51	
$V_{(PSMth3)}$			24	30	36	
$V_{(PSMth4)}$			9	15	21	
$R_{(tPSM1)}$	PSM ramp timing resistance	PH to Ct, PSM = GND, $V_{(IS+)} - V_{(IS-)}$ = 60 mV (see Note 3)	5.3	6.67	8	kΩ
$R_{(tPSM2)}$		PH to Ct, PSM = GND, $V_{(IS+)} - V_{(IS-)}$ = 45 mV (see Note 3)	8	10	12	
$R_{(tPSM3)}$		PH to Ct, PSM = GND, $V_{(IS+)} - V_{(IS-)}$ = 30 mV (see Note 3)	16	20	24	
$R_{(tPSM4)}$		PH to Ct, PSM = GND, $V_{(IS+)} - V_{(IS-)}$ = 15 mV (see Note 3)	1			MΩ
PSM/LATCH Fault Latch Disable						
$V_{(No\_Latch/PSM)}$	Disable latch threshold PSM enabled		VBIAS + 0.3			V
$V_{(No\_Latch)}$	Disable latch threshold PSM disabled				ANAGND – 0.3	V
$V_{(Latch\_enabled)}$	Enable latch threshold		ANAGND		VBIAS	V
Thermal Shutdown						
$T_{(OTP)}$	Over temperature trip point	See Note 2		160		°C
$T_{(hyst)}$	Hysteresis	See Note 2		10		°C
Dynamic VID Change (No current limit)						
$I_{\Delta tSRC}$	Voltage change timing current	V_{CC} = 5 V, $V_{(ref1)}$ = 2 V, DT_SET = 0.925 V	13.3	14	14.7	µA

NOTES: 2. Ensured by design, not production tested.
3. The BIAS voltage is required to be a quiet bias supply for the TPS5300 control logic. External noisy loads should use VCC instead of the BIAS voltage.

electrical characteristics over recommended operating free-air temperature range, $0 < T_J < 125°C$, V_{IN} = 4.3 V – 28 V (see test circuits) (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Drivers (see Note 4)						
$I_{O(srcTG)}$	Peak output current (see Notes 2 and 4)	Duty cycle < 2%, tpw < 100 µs, $V_{(BOOT)} - V_{(PH)}$ = 4.5 V, $V_{(TG)} - V_{(PH)}$ = 0.5 V (src)	1.2	2		A
$I_{O(sinkTG)}$		Duty cycle < 2%, tpw < 100 µs, $V_{(BOOT)} - V_{(PH)}$ = 4.5 V, $V_{(TG)} - V_{(PH)}$ = 4 V (sink)	1.2	3.3		A
$I_{O(srcBG)}$		Duty cycle < 2%, tpw < 100 µs, V_{CC} = 4.5 V, $V_{(BG)}$ = 0.5 V (src)	1.4	2		A
$I_{O(sinkBG)}$		Duty cycle < 2%, tpw < 100 µs, V_{CC} = 4.5 V, $V_{(BG)}$ = 4 V (src)	1.3	3.3		A
$r_{o(srcTG)}$	Output resistance (see Note 4)	$V_{(BOOT)} - V_{(PH)}$ = 4.5 V, V_{TG} = 4 V		2.5		Ω
$r_{o(sinkTG)}$		$V_{(BOOT)} - V_{(PH)}$ = 4.5 V, V_{TG} = 0.5 V		1.5		Ω
$r_{o(srcBG)}$		V_{CC} = 4.5 V, $V_{(BG)}$ = 4 V		2.5		Ω
$r_{o(sinkBG)}$		V_{CC} = 4.5 V, $V_{(BG)}$ = 0.5 V		1.5		Ω
$t_{f(TG)}$	TG fall time (AC) (see Note 5)	C_l = 3.3 nF, $V_{(BOOT)}$ = 4.5 V, $V_{(PH)}$ = GND		10		ns
$t_{r(TG)}$	TG rise time (AC) (see Note 5)					
$t_{f(BG)}$	BG fall time (AC) (see Note 5)	C_l = 3.3 nF, V_{CC} = 4.5 V		10		ns
$t_{r(BG)}$	BG rise time (AC) (see Note 5)					
High-Side DRIVER Quiescent Current						
Ihighdrq1	HIGHDRIVE (TG) quiescent current	VR_ON grounded, or VCC below UVLO threshold; $V_{(BOOT)}$ = 5 V, PH grounded			10	µA
Adaptive Deadtime Circuit						
$V_{IH(TG)}$	TG – PH High-level input voltage	$V_{(IS-)}$ = 0.925 V – 2 V (see Note 2)	2.4			V
$V_{IL(TG)}$	TG – PH Low-level input voltage				1.33	
$V_{IH(BG)}$	BG High-level input voltage		3			
$V_{IL(BG)}$	BG Low-level input voltage				1.7	
$t_{(NUL)}$	Driver nonoverlap time (AC)	CBG = 9 nF, 10% threshold on BG, V_{CC} = 5 V			50	ns

NOTES: 2. Ensured by design, not production tested.
4. The pulldown (sink) circuit of the high-side driver is a MOSFET transistor referenced to DRVGND. The driver circuits are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current rating from the bipolar and MOSFET transistors. The output resistance is the $r_{ds(on)}$ of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.
5. Rise and fall times are measured from 10% to 90% of pulsed values.

electrical characteristics over recommended operating free-air temperature range, $0 < T_J < 125°C$, V_{IN} = 4.3 V – 28 V (see test circuits) (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Linear Regulator OUTPUT DRIVERs (IO, CLK) (see Note 4)						
$I_{O(srcLDODR)}$	Peak output current linear regulator driver IO	V_{CC} = 5 V, VSENSE_IO = 0.9 × $V_{(REFIO)}$ (see Note 2)	134			mA
$I_{O(sinkLDODR)}$		V_{CC} = 5 V, VSENSE_IO = 1.1 × $V_{(REFIO)}$ (see Note 2)	14			µA
$V_{(CUM\_ACC\ IO)}$	Initial accuracy IO condition: closed loop; linear regulator	V_{CC} = 5 V, V_{ref} = 1.5 V, I_O = 1 A	–1.65%		1.65%	
		V_{CC} = 5 V, V_{ref} = 1.5 V, I_O = 1 A, T_J = 25°C (see Note 2)	–1.5%		1.5%	
$V_{(Load\ Reg\ IO)}$	Load regulation IO	V_{CC} = 5 V, $\beta_{NPN} \geq 15$, $0 \leq I_{Load} \leq 2$ A, (see Note 2)			25	mV
$V_{(IN\ Line\ Reg\ IO)}$	VIN line regulation IO	5.5 V ≥ V_{CC} ≥ 4.5 V, 3 V ≤ V_{IN} (IO) ≤ 6 V, (see Note 2)		5		mV
$I_{O(srcLDODR)}$	Peak output current regulator, driver CLK	V_{CC} = 5 V, VSENSE_IO = 0.9 × $V_{(REFIO)}$ (see Note 2)	10			mA
$I_{O(sinkLDODR)}$		V_{CC} = 5 V, VSENSE_IO = 1.1 × $V_{(REFIO)}$ (see Note 2)	14			µA
$V_{(CUM\_ACCCLK)}$	Initial accuracy CLK condition: closed loop	V_{CC} = 5 V, V_{ref} = 2.5 V, I_O = 75 mA	–1.55%		1.55%	
	Linear regulator	V_{CC} = 5 V, V_{ref} = 2.5 V, I_O = 75 mA, T_J = 25°C, (see Note 2)	–1.5%		1.5%	
$V_{(LoadRegCLK)}$	Load regulation CLK	V_{CC} = 5 V $\beta_{NPN} \geq 15$, $0 \leq I_{Load} \geq 150$ mA, (see Note 2)		5		mV
$V_{IN(LineRegCLK)}$	Line regulation CLK	5.5 V ≥ V_{CC} ≥ 4.5 V, 3 V ≤ V_{IN} (CLK) ≤ 6 V, (see Note 2)		5		mV

NOTES: 2. Ensured by design, not production tested.

4. The pulldown (sink) circuit of the high-side driver is a MOSFET transistor referenced to DRVGND. The driver circuits are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current rating from the bipolar and MOSFET transistors. The output resistance is the $r_{ds(on)}$ of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

PRODUCT PREVIEW

Table 1. Voltage Programming Code

VID PINS 0 = GROUND, 1 = FLOATING, OR PULLUP TO 5 V					V_{ref}
VID4	VID3	VID2	VID1	VID0	(Vdc)
1	1	1	1	1	No CPU – Off
1	1	1	1	0	0.925
1	1	1	0	1	0.950
1	1	1	0	0	0.975
1	1	0	1	1	1.000
1	1	0	1	0	1.025
1	1	0	0	1	1.050
1	1	0	0	0	1.075
1	0	1	1	1	1.100
1	0	1	1	0	1.125
1	0	1	0	1	1.150
1	0	1	0	0	1.175
1	0	0	1	1	1.200
1	0	0	1	0	1.225
1	0	0	0	1	1.250
1	0	0	0	0	1.275
0	1	1	1	1	No CPU – Off
0	1	1	1	0	1.300
0	1	1	0	1	1.350
0	1	1	0	0	1.400
0	1	0	1	1	1.450
0	1	0	1	0	1.500
0	1	0	0	1	1.550
0	1	0	0	0	1.600
0	0	1	1	1	1.650
0	0	1	1	0	1.700
0	0	1	0	1	1.750
0	0	1	0	0	1.800
0	0	0	1	1	1.850
0	0	0	1	0	1.900
0	0	0	0	1	1.950
0	0	0	0	0	2.000

NOTE: If the VID bits are set to 11111 or 01111, then the high-side and low-side driver outputs will be set low..

Table 2. PSM Program Modes

	Pin Voltage	Function
1	< (ANAGND – 0.3 V)	Disable PSM and disable fault latch
2	ANAGND to 1.8 V	Disable PSM and enable fault latch
3	2.3 V to VBIAS	Enable PSM and enable fault latch
4	> (VBIAS + 0.3 V)	Enable PSM and disable fault latch

detailed description

reference/voltage identification

The reference /voltage programming (VP) section consists of a temperature-compensated, bandgap reference and a 5-bit voltage selection network. The five VID pins are inputs to the VID selection network and are TTL compatible inputs that are internally pulled up to V_{CC} with pullup resistors. The internal reference voltage can be programmed from 0.925 V to 2 V with the VID pins. The VID codes are listed in Table 1. The output voltage of the VP network, V_{ref}, is within ±1.5% of the nominal setting. The ±1.5% tolerance is over the full VP range of 0.925 V to 2 V, and includes a junction temperature range of 0°C to 125°C, and a V_{CC} range of 4.5 V to 5.5 V. The output of the reference/VP network is indirectly brought out through a buffer to the VREFB pin. The voltage on this pin will be within ±5 mV of V_{ref}. It is not recommended to drive loads with VREFB, other than setting the hysteresis of the hysteretic comparator, because the current drawn from VREFB sets the charging current for the slowstart capacitor. Refer to the slowstart section for additional information.

dynamic VID change

Dynamic VID change controls the rate of change of the programmed VID to allow transitioning within 100 µs, while controlling the dv/dt to avoid large input surge currents. VID could change with any input voltage, output voltage, or output current. A new change is ignored until the current transition is finished. Program the transition by adding a capacitor from DT_SET to ANAGND.

$$C_{DT\_SET} = \frac{I_{\Delta t} \times \Delta t}{\Delta V_{REF}} = \frac{14\ \mu A \times \Delta t}{V_{REF2} - V_{REF1}}$$

hysteretic comparator

The hysteretic comparator regulates the output voltage of the synchronous-buck converter. The hysteresis is set by two external resistors and is centered around VREFB. The two external resistors form a resistor divider from VREFB to ANAGND, and the divided down voltage connects to the VHYST terminal. The hysteresis of the comparator will be equal to twice the voltage that is across the VREFB and VHYST pins. The maximum hysteresis setting is 60 mV.

ramp generator

The ramp generator circuit is partially composed of the PSM circuit. An external resistor from PH to VSENSE_CORE superimposes a ramp (proportional to V_I and V_O) onto the feedback voltage. This allows increasing the operating frequency, and reduces frequency dependance on the output filter values. A capacitor can be used to provide ac-coupling. Also, connecting a resistor from V_I to VSENSE_CORE allows feed forward to counteract any dc offsets due to the ramp generator or propagation delays limiting duty cycle.

power saving mode/latch

The power saving mode circuit reduces the operating frequency of the ripple regulator during light load. This helps boost the efficiency during light loads by reducing the switching losses. Care should be taken to not allow rms current losses to exceed the switching losses. A 2-bit binary weighted resistor ramp circuit allows setting four operating frequencies.

The PSM/LATCH terminal allows disabling of the fault latch (see Table 2). This allows the user to troubleshoot or implement an external protection circuit.

detailed description (continued)

active voltage DROOP positioning

The droop compensation network reduces the load transient overshoot/undershoot on V_O, relative to V_{ref}. $V_{O(max)}$ is programmed to a voltage greater than V_{ref} in the mechanical data drawing by an external resistor divider from V_O to the VSENSE pin to reduce the undershoot on V_{OUT} during a low to high load transient. The overshoot during a high to low load transient is reduced by subtracting the voltage that is on the DROOP pin from V_{ref}. The voltage on the IOUT pin is divided down with an external resistor divider, and connected to the DROOP pin. Thus, under loaded conditions, V_O is regulated to $V_{O(max)} - V_{(DROOP)}$. The continuous sensing of the inductor current allows a fast regulating voltage adjustment allowing higher transient repetition rates.

low-side driver

The low-side driver is designed to drive low $r_{ds(on)}$, N-channel MOSFETs. The current of the driver is typically 2-A source and 3.3-A sink. The supply to the low-side driver is internally connected to V_{CC}.

high-side driver

The high-side driver is designed to drive low $r_{ds(on)}$ N-channel MOSFETs. The current of the driver is typically 2-A source and 3.3-A sink. The high-side driver is configured as a floating bootstrap driver. The internal bootstrap diode, connected between the DRV and BOOT pins, is a Schottky diode for improved drive efficiency. The maximum voltage that can be applied between the BOOT pin and ground is 35 V.

deadtime control

The deadtime control prevents shoot-through current from flowing through the main power FET's during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is below 1.7 V. The low-side driver is not allowed to turn on until the gate drive voltage from high-side FET to PH is below 1.3 V.

current sensing

Current sensing is achieved by sensing the voltage across a current-sense resistor placed in series between the output inductor and the output capacitors. The sensing network consists of a high bandwidth differential amplifier with a gain of 25x to allow using sense resistors with values as low as 1 mΩ. Sensing occurs at all times to allow having *realtime* information for quick response during an active voltage droop positioning transition. The voltage on the IOUT pin equals 25 times the sensed voltage.

VR_ON

The VR_ON terminal is a TTL compatible digital pin that is used to enable the controller. When VR_ON is low, the output drivers are low, the linear regulator drivers are off, and the slowstart capacitor is discharged. When VR_ON goes high, the short across the slowstart capacitor is released and normal converter operation begins. When the system logic supply is connected to the VR_ON pin, the VR_ON pin can control power sequencing by locking out controller operation until the system logic supply exceeds the input threshold voltage of the VR_ON circuit. Thus, V_{CC} and the system logic supply (either 5 V or 3.3 V) must be above UVLO thresholds before the controller is allowed to start up. Likewise, a microprocessor or other external logic can also control the sequencing through VR_ON.

V_{BIAS} undervoltage lockout

The VBIAS undervoltage-lockout circuit disables the controller, while VBIAS is below the 4.46-V start threshold during power up. The controller is disabled when VBIAS goes below 3.3 V. While the controller is disabled, the output drivers will be low and the slowstart capacitor will be shorted. When VBIAS exceeds the start threshold, the short across the slowstart capacitor is released and normal converter operation begins.

detailed description (continued)

IO linear regulator driver

The IO linear regulator driver circuit drives a high power NPN external power transistor, allowing external power dissipation. The IO voltage is ramped up with the slowstart with the other two converters. Under voltage protection protects against hard shorts or extreme loading. The VSENSE_IO voltage is monitored by the VGATE (powergood) circuit. A fault or shutdown on any converter will shut down the linear regulator.

CLK linear regulator driver

The CLK linear regulator driver circuit drives a lower power NPN external power transistor, allowing external power dissipation. The CLK voltage is ramped up with the slowstart with the other two converters. Under voltage protection protects against hard shorts or extreme loading. The VSENSE_CLK voltage is monitored by the VGATE (powergood) circuit. A fault or shutdown on any converter will shut down the linear regulator.

slowstart

The slowstart circuit controls the rate at which V_{OUT} powers up. A capacitor is connected between the SLOWST and ANAGND pins and is charged by an internal current source. The value of the current source is proportional to the reference voltage, so that the charging rate of C_{slowst} is proportional to the reference voltage. By making the charging current proportional to V_{ref}, the power up time for V_O will be independent of V_{ref}. Thus, C_{slowst} can remain the same value for all VP settings. The slowstart charging current is determined by the following equation:

$$I_{SLOWSTART} = \frac{I(VREFB)}{5} \quad \text{(amps)}$$

where $I_{(VREFB)}$ is the current flowing out of the V_{REFB} terminal. It is recommended that no additional loads be connected to VREFB, other than the resistor divider for setting the hysteresis voltage. Thus, these resistor values will determine the slowstart charging current. The maximum current that can be sourced by the VREFB circuit is 500 µA. The equation for setting the slowstart time is:

$$t_{SLOWSTART} = 5 \times C_{SLOWSTART} \times R_{VREFB} \quad \text{(seconds)}$$

where $R_{(VREFB)}$ is the total external resistance from VREFB to ANAGND.

VGATE

The VGATE circuit monitors for an undervoltage condition on $V_{(out\_core)}$, $V_{(out\_IO)}$, and $V_{(out\_CLK)}$. If any V_O is 7% below its reference voltage, or if any UVLO (V_{cc}, VR_ON) threshold is not reached, then the VGATE pin is pulled low. The VGATE terminal is an open drain output.

overvoltage protection

The overvoltage protection circuit monitors Vout_core, Vout_IO, and Vout_CLK for an overvoltage condition. If any V_O is 15% above its reference voltage, then a fault latch is set, then both the ripple regulator output drivers and the linear regulator drivers are turned off. The latch will remain set until V_{BIAS} goes below the undervoltage lockout value or until VR_ON is pulled low.

overcurrent protection

The overcurrent protection circuit monitors the current through the current sense resistor. The overcurrent threshold is adjustable with an external resistor divider between IOUT and ANAGND terminals, with the divider voltage connected to the OCP terminal. If the voltage on the OCP terminal exceeds 200 mV, then a fault latch is set and the output drivers (ripple regulator and linear regulators) are turned off. The latch remains set until V_{BIAS} goes below the undervoltage lockout value or until VR_ON is pulled low.

thermal shutdown

Thermal shutdown disables the controller if the junction temperature exceeds the 165°C thermal shutdown trip point. The hysteresis is 10°C.

APPLICATION INFORMATION



PRODUCT PREVIEW

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

DAP (R-PDSO-G)** **PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE**

38 PINS SHOWN



DIM \ PINS **	28	30	32	38
A MAX	9,80	11,10	11,10	12,60
A MIN	9,60	10,90	10,90	12,40

4073257/A 07/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.