

# PowerMOS transistor

## Logic Level FET

**BUK545-50A**  
**BUK545-50B**

T-39-09

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic full-pack envelope.  
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	BUK545	MAX.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-50A	-50B		V
$I_D$	Drain current (DC)	50	50		A
$P_{tot}$	Total power dissipation	20	18		W
$T_J$	Junction temperature	30	30		°C
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5 \text{ V}$	0.042	0.055		Ω

### MECHANICAL DATA

Dimensions in mm

Net Mass: 2g

Pinning:

- 1 = Gate
- 2 = Drain
- 3 = Source





Fig.1 SOT-186; The seating plane is electrically isolated from all terminals.

### Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Accessories supplied on request: refer to Mounting instructions for F-pack envelopes.

**PowerMOS transistor**  
**Logic Level FET**

**BUK545-50A**  
**BUK545-50B**

T-39-09

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.		UNIT
$V_{DS}$ $V_{DGR}$ $\pm V_{GS}$	Drain-source voltage	$R_{GS} = 20 \text{ k}\Omega$	-	50		V
	Drain-gate voltage		-	50		V
	Gate-source voltage		-	15		V
$I_D$ $I_D$ $I_{DM}$	Drain current (DC)	$T_{hs} = 25^\circ\text{C}$	-	-50A	-50B	A
	Drain current (DC)		-	20	18	A
	Drain current (pulse peak value)		-	13	11	A
$P_{tot}$ $T_{stg}$ $T_j$	Total power dissipation	$T_{hs} = 25^\circ\text{C}$	-	80	72	A
	Storage temperature		-	30		W
	Junction Temperature		-55	150	150	°C

**THERMAL RESISTANCES**

From junction to heatsink From junction to ambient	with heatsink compound	$R_{th,j-hs} = 4.17 \text{ K/W}$ $R_{th,j-a} = 55 \text{ K/W}$
---	------------------------	---

**STATIC CHARACTERISTICS** $T_{hs} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	50	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; T_J = 25^\circ\text{C}$	-	1	10	$\mu\text{A}$
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; T_J = 125^\circ\text{C}$	-	0.1	1.0	mA
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 20 \text{ A}$ BUK545-50A $I_D = 20 \text{ A}$ BUK545-50B	-	0.035	0.042	$\Omega$
			-	0.045	0.055	$\Omega$

**DYNAMIC CHARACTERISTICS** $T_{hs} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 20 \text{ A}$	15	20	-	S
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	1450	1750	pF
$C_{iss}$ $C_{oss}$ $C_{rss}$			-	500	600	pF
$C_{iss}$ $C_{oss}$ $C_{rss}$			-	220	275	pF
$t_{d(on)}$ $t_r$	Turn-on delay time Turn-on rise time	$V_{DD} = 30 \text{ V}; I_D = 3 \text{ A}; V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega; R_{gen} = 50 \Omega$	-	25	40	ns
$t_{d(on)}$ $t_r$	Turn-off delay time Turn-off fall time		-	120	150	ns
$t_{d(off)}$ $t_f$			-	160	220	ns
$t_{d(off)}$ $t_f$			-	110	145	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

**ISOLATION** $T_{hs} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{isol}$	Repetitive peak voltage from all three terminals to external heatsink	R.H. $\leq 65\%$ ; clean and dustfree	-	-	1500	V
$C_{isol}$	Capacitance from T2 to external heatsink	$f = 1 \text{ MHz}$	-	12	-	pF

**PowerMOS transistor**  
**Logic Level FET**

**BUK545-50A**  
**BUK545-50B**

T-39-09

**REVERSE DIODE RATINGS AND CHARACTERISTICS**

$T_{hs} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	-	-	-	20	A
$I_{DRM}$	Pulsed reverse drain current	-	-	-	80	A
$V_{SD}$	Diode forward voltage	$I_F = 20 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.4	2.0	V
$t_{rr}$	Reverse recovery time	$I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	250	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	0.30	-	$\mu\text{C}$

**AVALANCHE RATING**

$T_{hs} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 39 \text{ A}; V_{DD} \leq 25 \text{ V}; V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega$	-	-	90	mJ




Fig.2. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D, 25^\circ\text{C}} = f(T_{hs})$




Fig.4. Safe operating area.  $T_{hs} = 25^\circ\text{C}$   
 $I_D$  &  $I_{DM} = f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.3. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D, 25^\circ\text{C}} = f(T_{hs})$ ; conditions:  $V_{GS} \geq 5 \text{ V}$




Fig.5. Transient thermal impedance.  
 $Z_{ith, T_{hs}} = f(t)$ ; parameter  $D = t_p/T$

**PowerMOS transistor**  
**Logic Level FET**

**BUK545-50A**  
**BUK545-50B**

T-39-09




Fig.6.1 Typical output characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig.9. Typical transconductance,  $T_j = 25^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25\text{ V}$




Fig.7. Typical on-state resistance,  $T_j = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig.10. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$ ;  $I_D = 20\text{ A}$ ;  $V_{GS} = 5\text{ V}$




Fig.8. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$




Fig.11. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1\text{ mA}$ ;  $V_{DS} = V_{GS}$

# PowerMOS transistor

## Logic Level FET

**BUK545-50A**  
**BUK545-50B**

T-39-09




Fig.12. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig.15. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ; parameter  $T_j$




Fig.13. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$




Fig.16. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{hs})$ ; conditions:  $I_D = 39\text{ A}$




Fig.14. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 39\text{ A}$ ; parameter  $V_{DS}$




Fig.17. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$