

PowerMOS transistor
Logic level FET

BUK551-100A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MAX. | MAX. | UNIT |
|--------------|--|-------|-------|------|
| V_{DS} | Drain-source voltage | -100A | -100B | V |
| I_D | Drain current (DC) | 100 | 100 | A |
| P_{tot} | Total power dissipation | 3.0 | 3.0 | W |
| T_J | Junction temperature | 40 | 40 | °C |
| $R_{DS(ON)}$ | Drain-source on-state resistance; $V_{GS} = 5$ V | 175 | 175 | |
| | | 0.85 | 1.1 | |


PINNING - TO220AB

| PIN | DESCRIPTION |
|-----|-------------|
| 1 | gate |
| 2 | drain |
| 3 | source |
| tab | drain |

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| SYMBOL | PARAMETER | CONDITIONS | MAX. | | UNIT |
|--|------------------------------------|---|------|-------|------|
| | | | MIN. | MAX. | |
| V_{DS} V_{DGR} $\pm V_{GS}$ $\pm V_{GSM}$ | Drain-source voltage | $R_{GS} = 20 \text{ k}\Omega$ $t_p \leq 50 \mu\text{s}$ | - | 100 | V |
| | Drain-gate voltage | | - | 100 | V |
| | Gate-source voltage | | - | 15 | V |
| | Non-repetitive gate-source voltage | | - | 20 | V |
| I_D I_D I_{DM} | Drain current (DC) | $T_{mb} = 25^\circ\text{C}$ $T_{mb} = 100^\circ\text{C}$ $T_{mb} = 25^\circ\text{C}$ $T_{mb} = 25^\circ\text{C}$ | - | -100A | A |
| | Drain current (DC) | | - | 3.0 | A |
| | Drain current (pulse peak value) | | - | 3.0 | A |
| | | | - | 2.8 | A |
| P_{tot} T_{stg} T_J | Total power dissipation | $T_{mb} = 25^\circ\text{C}$ -55 | - | 40 | W |
| | Storage temperature | | - | 175 | °C |
| | Junction Temperature | | - | 175 | °C |

THERMAL RESISTANCES

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------|--|------------|------|------|------|------|
| $R_{th(j-mb)}$ | Thermal resistance junction to mounting base | | - | - | 3.75 | K/W |
| $R_{th(j-a)}$ | Thermal resistance junction to ambient | | - | 60 | - | K/W |

PowerMOS transistor
Logic level FET

BUK551-100A/B

STATIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------|----------------------------------|---|------|------|------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$ | 100 | - | - | V |
| $V_{GS(TO)}$ | Gate threshold voltage | $V_{DS} = V_{GS}; I_D = 1 \text{ mA}$ | 1.0 | 1.5 | 2.0 | V |
| I_{DSS} | Zero gate voltage drain current | $V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V}; T_J = 25^\circ\text{C}$ | - | 1 | 10 | μA |
| I_{DSS} | Zero gate voltage drain current | $V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V}; T_J = 125^\circ\text{C}$ | - | 0.1 | 1.0 | mA |
| I_{GSS} | Gate source leakage current | $V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$ | - | 10 | 100 | nA |
| $R_{DS(ON)}$ | Drain-source on-state resistance | $V_{GS} = 5 \text{ V}; V_{DS} = 0 \text{ V}$ BUK551-100A $I_D = 2.5 \text{ A}$ | - | 0.75 | 0.85 | Ω |
| | | $V_{GS} = 5 \text{ V}; V_{DS} = 0 \text{ V}$ BUK551-100B $I_D = 2.5 \text{ A}$ | - | 0.90 | 1.10 | Ω |

DYNAMIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------|----------------------------|--|------|------|------|------|
| g_{fs} | Forward transconductance | $V_{DS} = 25 \text{ V}; I_D = 2.5 \text{ A}$ | 1.8 | 2.2 | - | S |
| C_{iss} | Input capacitance | $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$ | - | 200 | 300 | pF |
| C_{oss} | Output capacitance | | - | 45 | 60 | pF |
| C_{rss} | Feedback capacitance | | - | 16 | 25 | pF |
| $t_{tr(on)}$ | Turn-on delay time | $V_{DD} = 30 \text{ V}; I_D = 3 \text{ A};$ | - | 6 | 10 | ns |
| t_r | Turn-on rise time | $V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega;$ | - | 30 | 40 | ns |
| $t_{tr(off)}$ | Turn-off delay time | $R_{gen} = 50 \Omega$ | - | 10 | 20 | ns |
| t_f | Turn-off fall time | | - | 20 | 30 | ns |
| L_d | Internal drain inductance | Measured from contact screw on tab to centre of die | - | 3.5 | - | nH |
| L_d | Internal drain inductance | Measured from drain lead 6 mm from package to centre of die | - | 4.5 | - | nH |
| L_s | Internal source inductance | Measured from source lead 6 mm from package to source bond pad | - | 7.5 | - | nH |

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------|----------------------------------|--|------|------|------|---------------|
| I_{DR} | Continuous reverse drain current | - | - | - | 3.0 | A |
| I_{DRM} | Pulsed reverse drain current | - | - | - | 12 | A |
| V_{SD} | Diode forward voltage | $I_F = 3.0 \text{ A}; V_{GS} = 0 \text{ V}$ | - | 1.1 | 1.4 | V |
| t_{rr} | Reverse recovery time | $I_F = 3.0 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ | - | 100 | - | ns |
| Q_{rr} | Reverse recovery charge | $V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$ | - | 0.25 | - | μC |

AVALANCHE LIMITING VALUE $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------|---|--|------|------|------|------|
| W_{DSS} | Drain-source non-repetitive unclamped inductive turn-off energy | $I_D = 3.0 \text{ A}; V_{DD} \leq 25 \text{ V};$ $V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega$ | - | - | 10 | mJ |

PowerMOS transistor
Logic level FET

BUK551-100A/B




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D,25^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t); \text{parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D,25^\circ C} = f(Th_s); \text{conditions: } V_{GS} \geq 5 \text{ V}$




Fig.5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig.3. Safe operating area. $T_{mb} = 25^\circ C$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse; parameter } t_p$




Fig.6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(on)} = f(I_D); \text{parameter } V_{GS}$

PowerMOS transistor
Logic level FET

BUK551-100A/B




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25$ V; parameter T_j




Fig.10. Gate threshold voltage.
 $V_{GS(To)} = f(T_j)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ C$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25$ V




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ C$; $V_{DS} = V_{GS}$




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(on)}/R_{DS(on)25^\circ C} = f(T_j)$; $I_D = 2.5$ A; $V_{GS} = 5$ V




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} , $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz

PowerMOS transistor
Logic level FET

BUK551-100A/B




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 3 \text{ A}$; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 3 \text{ A}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{DS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS}'(BV_{DSS} - V_{DD})$