

# TPS70145, TPS70148, TPS70151, TPS70158, TPS70102 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS


SLVS222 – DECEMBER 1999

- Dual Output Voltages for Split-Supply Applications
- Selectable Power Up Sequencing for DSP Applications
- Output Current Range of 500 mA on Regulator 1 and 250 mA on Regulator 2
- Fast Transient Response
- Voltage Options are 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
- Open Drain SVS (Power-On Reset) With 120-ms Delay
- Open Drain Power Good for Regulator1
- Ultra Low 190  $\mu\text{A}$  (typ) Quiescent Current
- 1  $\mu\text{A}$  Input Current During Standby
- Low Noise: 65  $\mu\text{V}_{\text{RMS}}$  Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD™ TSSOP Package
- Thermal Shutdown Protection


## description

TPS701xx family devices are designed to provide a complete power management solution for DSP, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any DSP applications with power sequencing requirement. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and enable function, provide a complete system solution.

PWP PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.

This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

# TPS70145, TPS70148, TPS70151, TPS70158, TPS70102 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS

SLVS222 – DECEMBER 1999

## description (continued)

The TPS701xx family of voltage regulators offers very low dropout voltage and dual outputs with power up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10  $\mu$ F low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable/adjustable voltage options. The 3.3-V output regulator (regulator 1) can support up to 500 mA, and the other regulator (regulator 2) can support up to 250 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 225  $\mu$ A over the full range of output current). This LDO family also features a sleep mode; applying a high signal to  $\overline{EN}$  (enable) shuts down both regulators, reducing the input current to 1  $\mu$ A at  $T_J = 25^\circ\text{C}$ .

The device is enabled when the  $\overline{EN}$  pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins respectively. The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{out2}$  will turn on first and  $V_{out1}$  will remain off until  $V_{out2}$  reaches approximately 83% of it's regulated output voltage. At that time  $V_{out1}$  will be turned on. If  $V_{out2}$  is pulled below 83% (i.e. over load condition)  $V_{out1}$  will be turned off. Pulling the SEQ terminal low, reverses the power-up order and  $V_{out1}$  will be turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off(disabled).

The PG1 pin reports the voltage conditions at the VOUT1, which can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 1.

The TPS701xx features a  $\overline{RESET}$  (SVS, POR, or Power On Reset).  $\overline{RESET}$  output initiates a reset in DSP systems in the event of an undervoltage condition.  $\overline{RESET}$  indicates the status of the  $V_{out2}$  and both manual reset pins ( $\overline{MR1}$  and  $\overline{MR2}$ ). When  $V_{out2}$  reaches 95% of it's regulated voltage and  $\overline{MR1}$  and  $\overline{MR2}$  are in the logic high state,  $\overline{RESET}$  will go to a high impedance state after 120 ms delay.  $\overline{RESET}$  will go to logic low state when  $V_{out2}$  regulated output voltage is pulled below 95% (i.e. over load condition) of it's regulated voltage. To monitor  $V_{out1}$ , the PG1 output pin can be connected to  $\overline{MR1}$  or  $\overline{MR2}$ .

The device has an undervoltage lockout UVLO circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5V.

### AVAILABLE OPTIONS

| $T_J$          | REGULATOR 1<br>$V_O$ (V)        | REGULATOR 2<br>$V_O$ (V)        | TSSOP<br>(PWP) |
|----------------|---------------------------------|---------------------------------|----------------|
| -40°C to 125°C | 3.3 V                           | 1.2 V                           | TPS70145PWP    |
|                | 3.3 V                           | 1.5 V                           | TPS70148PWP    |
|                | 3.3 V                           | 1.8 V                           | TPS70151PWP    |
|                | 3.3 V                           | 2.5 V                           | TPS70158PWP    |
|                | adjustable<br>(1.22 V to 5.5 V) | adjustable<br>(1.22 V to 5.5 V) | TPS70102PWP    |


NOTE: The TPS70102 is programmable using external resistor dividers (see application information) The PWP package is available taped and reeled. Add an R suffix to the device type (e.g., TPS70102PWPR).



# TPS70145, TPS70148, TPS70151, TPS70158, TPS70102 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS


SLVS222 – DECEMBER 1999

## detailed block diagram – fixed voltage version



† For most applications, VSENSE1 and VSENSE2 should be externally connected to Vout as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in Application information section.

## detailed block diagram – adjustable voltage version




† For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in Application information section.



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**timing diagram**



†  $V_{res}$  is the minimum input voltage for a valid  $\overline{RESET}$ . The symbol  $V_{res}$  is not currently listed within EIA or JEDEC standards for semiconductor symbology.

‡  $V_{IT-}$  – Trip voltage is typically 5% lower than the output voltage ( $95\%V_O$ ).  $V_{IT-}$  to  $V_{IT+}$  is the hysteresis voltage.

**Terminal Functions**

| TERMINAL NAME | NO.       | I/O | DESCRIPTION  |
|---------------|-----------|-----|--|
| EN            | 6         | I   | Active low enable  |
| GND           | 8         |     | Ground   |
| MR1           | 4         | I   | Manual reset input 1, active low, pulled up internally   |
| MR2           | 5         | I   | Manual reset input 2, active low, pulled up internally   |
| NC            | 1, 11, 20 |     | No connection  |
| PG1           | 16        | O   | Open drain output, low when vout1 voltage is less than 55 of the nominal regulated voltage                                     |
| RESET         | 15        | O   | Open drain output, SVS (power on reset) signal, active low   |
| SEQ           | 7         | I   | Power up sequence control: SEQ=High, VOUT2 powers up first; SEQ=Low, VOUT1 powers up first, SEQ terminal pulled up internally. |
| VIN1          | 2, 3      | I   | Input voltage of regulator 1   |
| VIN2          | 9, 10     | I   | Input voltage of regulator 2   |
| VOUT1         | 18, 19    | O   | Output voltage of regulator 1  |
| VOUT2         | 12, 13    | O   | Output voltage of regulator 2  |
| VSENSE2/FB2   | 14        | I   | Regulator 2 output voltage sense/ regulator 2 feedback for adjustable  |
| VSENSE1/FB1   | 17        | I   | Regulator 1 output voltage sense/ regulator 2 feedback for adjustable  |



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**absolute maximum ratings over operating junction temperature (unless otherwise noted)†**

|   |                               |
|---|-------------------------------|
| Input voltage range‡: $V_1$ .....                                   | -0.3 V to 7 V                 |
| $V_2$ .....   | -0.3 V to 7 V                 |
| Voltage range at $\overline{EN}$ .....                              | -0.3 V to 7 V                 |
| Output voltage range (VO1, VSENSE1) .....                           | 5.5 V                         |
| Output voltage range (VO2, VSENSE2) .....                           | 5.5 V                         |
| Maximum $\overline{RESET}$ , PG1 voltage .....                      | 7 V                           |
| Maximum $\overline{MR1}$ , $\overline{MR2}$ , and SEQ voltage ..... | VIN1                          |
| Peak output current .....   | Internally limited            |
| Continuous total power dissipation .....                            | See Dissipation Rating Tables |
| Operating virtual junction temperature range, $T_J$ .....           | -40°C to 125°C                |
| Storage temperature range, $T_{stg}$ .....                          | -65°C to 150°C                |
| ESD rating, HBM .....   | 2 kV                          |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ All voltages are tied to network ground

**DISSIPATION RATING TABLE**

| PACKAGE | AIR FLOW (CFM) | $T_A \leq 25^\circ\text{C}$ | DERATING FACTOR | $T_A = 70^\circ\text{C}$ | $T_A = 85^\circ\text{C}$ |
|---------|----------------|-----------------------------|-----------------|--------------------------|--------------------------|
| PWP§    | 0              | 3.067 W                     | 30.67 mW/°C     | 1.687 W                  | 1.227 W                  |
|         | 250            | 4.115 W                     | 41.15 mW/°C     | 2.265 W                  | 1.646 W                  |

§ This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on 4-in × 4-in ground layer. For more information, refer to TI technical brief SLMA002.

**recommended operating conditions**

|   | MIN  | MAX | UNIT |
|---|------|-----|------|
| Input voltage, $V_1$ ¶                        | 2.7  | 6   | V    |
| Output current, $I_O$ (regulator 1)           | 0    | 500 | mA   |
| Output current, $I_O$ (regulator 2)           | 0    | 250 | mA   |
| Output voltage range (for adjustable option)  | 1.22 | 5.5 | V    |
| Operating virtual junction temperature, $T_J$ | -40  | 125 | °C   |

¶ To calculate the minimum input voltage for maximum output current, use the following equation:  $V_{I(\min)} = V_{O(\max)} + V_{DO(\max \text{ load})}$ .



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**electrical characteristics over recommended operating junction temperature ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ )**  
 $V_I = V_{O(\text{nom})} + 1\text{ V}$ ,  $I_O = 1\text{ mA}$ ,  $\overline{\text{EN}} = 0$ ,  $C_O = 33\text{ }\mu\text{F}$ (unless otherwise noted)

| PARAMETER   |                                    | TEST CONDITIONS  | MIN       | TYP       | MAX  | UNIT             |
|---|------------------------------------|--|-----------|-----------|------|------------------|
| $V_O$   | Adjustable voltage                 | $1.22\text{ V} \leq V_O \leq 5.5\text{ V}$ , $2.7\text{ V} < V_{IN} < 6\text{ V}$ ,<br>FB connected to $V_O$ | $V_O$     |           |      |                  |
|   |                                    | $1.22\text{ V} \leq V_O \leq 5.5\text{ V}$ , $2.7\text{ V} < V_{IN} < 6\text{ V}$ ,<br>FB connected to $V_O$ | $0.98V_O$ | $1.02V_O$ |      |                  |
|   | 1.2 V Output                       | $2.7\text{ V} < V_{IN} < 6\text{ V}$ , $T_J = 25^\circ\text{C}$  | 1.2       |           |      | V                |
|   |                                    | $2.7\text{ V} < V_{IN} < 6\text{ V}$   | 1.176     | 1.224     |      |                  |
|   | 1.5 V Output                       | $2.7\text{ V} < V_{IN} < 6\text{ V}$ , $T_J = 25^\circ\text{C}$  | 1.5       |           |      |                  |
|   |                                    | $2.7\text{ V} < V_{IN} < 6\text{ V}$   | 1.47      | 1.53      |      |                  |
|   | 1.8 V Output                       | $2.8\text{ V} < V_{IN} < 6\text{ V}$ , $T_J = 25^\circ\text{C}$  | 1.8       |           |      |                  |
|   |                                    | $2.8\text{ V} < V_{IN} < 6\text{ V}$   | 1.764     | 1.836     |      |                  |
|   | 2.5 V Output                       | $3.5\text{ V} < V_{IN} < 6\text{ V}$ , $T_J = 25^\circ\text{C}$  | 2.5       |           |      |                  |
|   |                                    | $3.5\text{ V} < V_{IN} < 6\text{ V}$   | 2.45      | 2.55      |      |                  |
|   | 3.3 V Output                       | $4.3\text{ V} < V_{IN} < 6\text{ V}$ , $T_J = 25^\circ\text{C}$  | 3.3       |           |      |                  |
|   |                                    | $4.3\text{ V} < V_{IN} < 6\text{ V}$   | 3.234     | 3.366     |      |                  |
| Quiescent current (GND current) for regulator 1 and regulator 2, $\overline{\text{EN}} = 0\text{ V}$ , (see Note 1) |                                    | See Note 3, $T_J = 25^\circ\text{C}$   | 190       |           |      | $\mu\text{A}$    |
|   |                                    | See Note 3   | 230       |           |      |                  |
| Output voltage line regulation ( $\Delta V_O/V_O$ ) regulator 1 (see Note 2)  |                                    | $V_O + 1\text{ V} < V_I \leq 6\text{ V}$ , $T_J = 25^\circ\text{C}$ , See Note 1                             | 0.01%     |           |      | V                |
|   |                                    | $V_O + 1\text{ V} < V_I \leq 6\text{ V}$ , See Note 1  |           |           | 0.1% | V                |
| Output voltage line regulation ( $\Delta V_O/V_O$ ) regulator 2 (see Note 2)  |                                    | $V_O + 1\text{ V} < V_I \leq 6\text{ V}$ , $T_J = 25^\circ\text{C}$ , See Note 1                             | 0.01%     |           |      | V                |
|   |                                    | $V_O + 1\text{ V} < V_I \leq 6\text{ V}$ , See Note 1  |           |           | 0.1% | V                |
| Load regulation for $V_{out1}$  |                                    | $T_J = 25^\circ\text{C}$   | 1         |           |      | mV               |
| Load regulation for $V_{out2}$  |                                    | $T_J = 25^\circ\text{C}$   | 1         |           |      | mV               |
| $V_n$   | Output noise voltage (regulator 1) | $\text{BW} = 300\text{ Hz to } 50\text{ kHz}$ , $C_O = 33\text{ }\mu\text{F}$ , $T_J = 25^\circ\text{C}$     | 65        |           |      | $\mu\text{Vrms}$ |
| $V_n$   | Output noise voltage (regulator 2) | $\text{BW} = 300\text{ Hz to } 50\text{ kHz}$ , $C_O = 33\text{ }\mu\text{F}$ , $T_J = 25^\circ\text{C}$     | 65        |           |      | $\mu\text{Vrms}$ |
| Output current Limit for regulator 1  |                                    | $V_O = 0\text{ V}_I$   | 1.6       | 1.9       |      | A                |
| Output current Limit for regulator 2  |                                    | $V_O = 0\text{ V}_I$   | 0.750     | 1         |      | A                |
| Thermal shutdown junction temperature   |                                    | $T_J = 25^\circ\text{C}$   | 150       |           |      | $^\circ\text{C}$ |
| $I_I(\text{standby})$   | Standby current for regulator 1    | $\overline{\text{EN}} = V_I$ , $T_J = 25^\circ\text{C}$  | 1         |           |      | $\mu\text{A}$    |
| $I_I(\text{standby})$   | Standby current for regulator 1    | $\overline{\text{EN}} = V_I$   | 3         |           |      | $\mu\text{A}$    |
| $I_I(\text{standby})$   | Standby current for regulator 2    | $\overline{\text{EN}} = V_I$ , $T_J = 25^\circ\text{C}$  | 1         |           |      | $\mu\text{A}$    |
| $I_I(\text{standby})$   | Standby current for regulator 2    | $\overline{\text{EN}} = V_I$   | 3         |           |      | $\mu\text{A}$    |
| PSRR  | Power supply ripple rejection      | $f = 1\text{ kHz}$ , $C_O = 33\text{ }\mu\text{F}$ , $T_J = 25^\circ\text{C}$ , See Note 1                   | 60        |           |      | dB               |

NOTES: 1. Minimum input operating voltage is  $2.7\text{ V}$  or  $V_{O(\text{typ})} + 1\text{ V}$ , whichever is greater. Maximum input voltage =  $6\text{ V}$ , minimum output current  $1\text{ mA}$ .

2. If  $V_O < 1.8\text{ V}$  then  $V_{\text{imax}} = 6\text{ V}$ ,  $V_{\text{imin}} = 2.7\text{ V}$ :

$$\text{Line Regulation (mV)} = (\%/V) \times \frac{V_O(V_{\text{imax}} - 2.7\text{ V})}{100} \times 1000$$

If  $V_O > 2.5\text{ V}$  then  $V_{\text{imax}} = 6\text{ V}$ ,  $V_{\text{imin}} = V_O + 1\text{ V}$ :

$$\text{Line Regulation (mV)} = (\%/V) \times \frac{V_O(V_{\text{imax}} - (V_O + 1))}{100} \times 1000$$

3.  $I_O = 1\text{ mA}$  to  $500\text{ mA}$  for Regulator 1 and  $1\text{ mA}$  to  $250\text{ mA}$  for Regulator 2.



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**electrical characteristics over recommended operating junction temperature ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ )**  
 $V_i = V_{O(\text{nom})} + 1\text{ V}$ ,  $I_O = 1\text{ mA}$ ,  $\overline{\text{EN}} = 0$ ,  $C_O = 33\text{ }\mu\text{F}$ (unless otherwise noted) (continued)

| PARAMETER                    |  | TEST CONDITIONS  | MIN       | TYP        | MAX       | UNIT          |    |
|------------------------------|--|--|-----------|------------|-----------|---------------|----|
| RESET                        | Minimum input voltage for valid $\overline{\text{RESET}}$                            | $I_{(\text{RESET})} = 300\text{ }\mu\text{A}$ , $V_{(\text{RESET})} \leq 0.8\text{ V}$ |           | 1.0        | 1.3       | V             |    |
|                              | Trip threshold voltage   | $V_O$ decreasing   | 92%       |            | 98%       | $V_O$         |    |
|                              | Hysteresis voltage   | Measured at $V_O$  |           | 0.5%       |           | $V_O$         |    |
|                              | $t_{(\text{RESET})}$   | $\overline{\text{RESET}}$ pulse duration   | 80        | 120        | 160       | ms            |    |
|                              | $t_{r\text{RESET}}$  | Rising edge deglitch   |           | 30         |           | $\mu\text{s}$ |    |
|                              | Output low voltage   | $V_I = 3.5\text{ V}$ , $I_{O(\text{RESET})} = 1\text{ mA}$                             |           | 0.15       | 0.4       | V             |    |
|                              | Leakage current  | $V_{(\text{RESET})} = 6\text{ V}$  |           |            | 1         | $\mu\text{A}$ |    |
| PG                           | Minimum input voltage for valid PG   | $I_{O(\text{PG})} = 300\text{ }\mu\text{A}$ , $V_{(\text{PG}1)} \leq 0.8\text{ V}$     |           | 1.0        | 1.3       | V             |    |
|                              | Trip threshold voltage   | $V_O$ decreasing   | 92%       |            | 98%       | $V_O$         |    |
|                              | Hysteresis voltage   | Measured at $V_O$  |           | 0.5%       |           | $V_O$         |    |
|                              | $t_{r\text{PG}1}$  | Rising edge deglitch   |           | 30         |           | $\mu\text{s}$ |    |
|                              | Output low voltage   | $V_I = 2.7\text{ V}$ , $I_{O(\text{PG})} = 1\text{ mA}$                                |           | 0.15       | 0.4       | V             |    |
|                              | Leakage current  | $V_{(\text{PG}1)} = 6\text{ V}$  |           |            | 1         | $\mu\text{A}$ |    |
| EN                           | High level $\overline{\text{EN}}$ input voltage                                      |  | 2         |            |           | V             |    |
|                              | Low level $\overline{\text{EN}}$ input voltage                                       |  |           |            | 0.7       | V             |    |
|                              | Input current ( $\overline{\text{EN}}$ )   |  | -1        |            | 1         | $\mu\text{A}$ |    |
|                              | Falling Edge deglitch  | Measured at $V_O$  |           | 140        |           | $\mu\text{s}$ |    |
| SEQ                          | High level SEQ input voltage   |  | 2         |            |           | V             |    |
|                              | Low level SEQ input voltage  |  |           |            | 0.7       | V             |    |
|                              | Falling edge deglitch  | Measured at $V_O$  |           | 140        |           | $\mu\text{s}$ |    |
|                              | SEQ pull up current source   |  |           | 6          |           | $\mu\text{A}$ |    |
| MR1 / MR2                    | High level input voltage   |  | 2         |            |           | V             |    |
|                              | Low level input voltage  |  |           |            | 0.7       | V             |    |
|                              | Falling edge deglitch  | Measured at $V_O$  |           | 140        |           | $\mu\text{s}$ |    |
|                              | pull up current source   |  |           | 6          |           | $\mu\text{A}$ |    |
| VOUT2                        | VOUT2 UV comparator – pPositive-going input threshold voltage of VOUT1 UV comparator |  | 80% $V_o$ | 83% $V_o$  | 86% $V_o$ | V             |    |
|                              | VOUT2 UV comparator – hysteresis   |  |           | 0.5% $V_o$ |           | mV            |    |
|                              | VOUT2 UV comparator – falling edge deglitch  | $V_{\text{SENSE } 2}$ decreasing below threshold                                       |           | 140        |           | $\mu\text{s}$ |    |
|                              | Peak output current  | 2 ms pulse width   |           | 375        |           | mA            |    |
|                              | Discharge transistor current   | $V_{\text{out}2} = 1.5\text{ V}$   |           | 7.5        |           | mA            |    |
| VOUT1                        | VOUT1 UV comparator – positive-going input threshold voltage of VOUT1 UV comparator  |  | 80% $V_o$ | 83% $V_o$  | 86% $V_o$ | V             |    |
|                              | VOUT1 UV comparator – hysteresis   |  |           | 0.5% $V_o$ |           | mV            |    |
|                              | VOUT1 UV comparator – falling edge deglitch  | $V_{\text{SENSE } 1}$ decreasing below threshold                                       |           | 140        |           | $\mu\text{s}$ |    |
|                              | Dropout voltage (see Note 4)   | $I_O = 500\text{ mA}$ , $V_{\text{in}1} = 3.2\text{ V}$                                |           |            | 170       |               | mV |
|                              |  | $I_O = 500\text{ mA}$ , $V_{\text{in}1} = 3.2\text{ V}$                                |           |            | 275       |               |    |
|                              | Peak output current  | 2 ms pulse width   |           |            | 750       |               | mA |
| Discharge transistor current | $V_{\text{out}1} = 1.5\text{ V}$   |  |           | 7.5        |           | mA            |    |
| VOUT1 UV <sub>LO</sub>       | UVLO threshold   |  | 2.4       |            | 2.65      | V             |    |

NOTE 4: Input voltage( $V_{\text{IN}1}$  or  $V_{\text{IN}2}$ ) =  $V_o(\text{Typ}) - 100\text{ mV}$ . 1.5 V, 1.8 V and 2.5 V regulators, the dropout voltage is limited by input voltage range. The 3.3 V regulator input voltage is to 3.2 V to perform this test.



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102  
 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS  
 WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**


SLVS222 – DECEMBER 1999

**Table of Graphs**

|           |                                    |                               | FIGURE       |
|-----------|------------------------------------|-------------------------------|--------------|
| $V_O$     | Output voltage                     | vs Output current             | 1 – 3        |
|           |                                    | vs Temperature                | 4 – 7        |
|           | Ground current                     | vs Temperature                | 8, 9         |
| PSRR      | Power supply rejection ratio       | vs Frequency                  | 10 – 13      |
|           |                                    | Output spectral noise density | vs Frequency |
| $Z_O$     | Output impedance                   | vs Frequency                  | 18 – 21      |
|           |                                    | vs Temperature                | 22, 23       |
|           |                                    | vs Input voltage              | 24, 25       |
|           | Load transient response            |                               | 26, 27       |
|           | Line transient response            |                               | 28, 29       |
|           | Output voltage                     | vs. Time (start-up)           | 30, 31       |
| Stability | Equivalent series resistance (ESR) | vs Output current             | 33 – 36      |


**TYPICAL CHARACTERISTICS**

**TPS70151  
 OUTPUT VOLTAGE  
 vs  
 OUTPUT CURRENT**



**Figure 1**

**TPS70151  
 OUTPUT VOLTAGE  
 vs  
 OUTPUT CURRENT**



**Figure 2**



TYPICAL CHARACTERISTICS

TPS70145  
 OUTPUT VOLTAGE  
 vs  
 OUTPUT CURRENT




Figure 3

TPS70151  
 OUTPUT VOLTAGE  
 vs  
 TEMPERATURE




Figure 4

TPS70151  
 OUTPUT VOLTAGE  
 vs  
 TEMPERATURE





Figure 5

**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999


**TYPICAL CHARACTERISTICS**

**TPS70151**  
**OUTPUT VOLTAGE**  
**vs**  
**TEMPERATURE**




**Figure 6**

**TPS70151**  
**OUTPUT VOLTAGE**  
**vs**  
**TEMPERATURE**




**Figure 7**

**GROUND CURRENT**  
**vs**  
**TEMPERATURE**



**Figure 8**

**GROUND CURRENT**  
**vs**  
**TEMPERATURE**



**Figure 9**



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**TYPICAL CHARACTERISTICS**




Figure 10




Figure 11




Figure 12




Figure 13

TYPICAL CHARACTERISTICS

OUTPUT SPECTRAL NOISE DENSITY  
 vs  
 FREQUENCY




Figure 14

OUTPUT SPECTRAL NOISE DENSITY  
 vs  
 FREQUENCY




Figure 15

OUTPUT SPECTRAL NOISE DENSITY  
 vs  
 FREQUENCY




Figure 16

OUTPUT SPECTRAL NOISE DENSITY  
 vs  
 FREQUENCY




Figure 17

TYPICAL CHARACTERISTICS

OUTPUT IMPEDANCE  
 vs  
 FREQUENCY




Figure 18

OUTPUT IMPEDANCE  
 vs  
 FREQUENCY




Figure 19

OUTPUT IMPEDANCE  
 vs  
 FREQUENCY




Figure 20

OUTPUT IMPEDANCE  
 vs  
 FREQUENCY





Figure 21

**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999


**TYPICAL CHARACTERISTICS**

**DROPOUT VOLTAGE vs TEMPERATURE**




**Figure 22**

**DROPOUT VOLTAGE vs TEMPERATURE**




**Figure 23**

**TPS70101 DROPOUT VOLTAGE vs INPUT VOLTAGE**



**Figure 24**

**TPS70101 DROPOUT VOLTAGE vs INPUT VOLTAGE**



**Figure 25**



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**TYPICAL CHARACTERISTICS**




Figure 26




Figure 27




Figure 28




Figure 29



TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE  
 vs  
 TIME (START-UP)




Figure 30

OUTPUT VOLTAGE  
 vs  
 TIME (START-UP)




Figure 31




Figure 32. Test Circuit for Typical Regions of Stability

† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  $C_O$ .

TYPICAL CHARACTERISTICS

TYPICAL REGION OF STABILITY  
 EQUIVALENT SERIES RESISTANCE†  
 vs  
 OUTPUT CURRENT




Figure 33

TYPICAL REGION OF STABILITY  
 EQUIVALENT SERIES RESISTANCE†  
 vs  
 OUTPUT CURRENT




Figure 34

TYPICAL REGION OF STABILITY  
 EQUIVALENT SERIES RESISTANCE†  
 vs  
 OUTPUT CURRENT




Figure 35

TYPICAL REGION OF STABILITY  
 EQUIVALENT SERIES RESISTANCE†  
 vs  
 OUTPUT CURRENT




Figure 36

† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  $C_O$ .

# TPS70145, TPS70148, TPS70151, TPS70158, TPS70102 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS

SLVS222 – DECEMBER 1999

## APPLICATION INFORMATION

### pin functions

#### enable

The  $\overline{\text{EN}}$  terminal is an input which enables or shuts down the device. If  $\overline{\text{EN}}$  is at a voltage high signal the device will be in shutdown mode. When the  $\overline{\text{EN}}$  goes to voltage low, then the device will be enabled.

#### sequence

The SEQ terminal is an input that programs which output voltage ( $V_{\text{out1}}$  or  $V_{\text{out2}}$ ) will be turned on first. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{\text{out2}}$  will turn on first and  $V_{\text{out1}}$  will remain off until  $V_{\text{out2}}$  reaches approximately 83% of its regulated output voltage. At that time the  $V_{\text{out1}}$  will be turned on. If  $V_{\text{out2}}$  is pulled below 83% (i.e., over load condition)  $V_{\text{out1}}$  will be turned off. For a detailed timing diagram, refer to Figures 37 – 43. These terminals have a 6- $\mu\text{A}$  pullup current to VIN1.

Pulling the SEQ terminal low reverses the power-up order and  $V_{\text{out1}}$  will be turned on first. For detail timing diagram refer to Figures 37 and 42.

#### power-good

The PG1 is an open drain, active high output terminal which indicates the status of the  $V_{\text{out1}}$  regulator. When the  $V_{\text{out1}}$  reaches 95% of its regulated voltage, PG1 will go to a high impedance state. It will be a logic low state when it is pulled below 95% (i.e. over load condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pullup resistor.

#### manual reset pins ( $\overline{\text{MR1}}$ and $\overline{\text{MR2}}$ )

$\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  are active low input terminals used to trigger a reset condition. When either  $\overline{\text{MR1}}$  or  $\overline{\text{MR2}}$  is pulled to logic low, a POR (RESET) will occur. These terminals have a 6- $\mu\text{A}$  pullup current to VIN1.

#### sense ( $\text{VSENSE1}$ , $\text{VSENSE2}$ )

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, sense connects to high-impedance wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way to minimize/avoid noise pickup. Adding RC networks between sense terminals and Vouts to filter noise is not recommended because it can cause the regulators to oscillate.

#### FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between FB terminals and Vouts to filter noise is not recommended because it can cause the regulators to oscillate.

#### RESET indicator

The TPS701xx features a  $\overline{\text{RESET}}$  (SVS, POR, or Power On Reset).  $\overline{\text{RESET}}$  can be used to drive power-on reset circuitry or a low-battery indicator.  $\overline{\text{RESET}}$  is an active low, open drain output which indicates the status of the  $V_{\text{out2}}$  regulator and both manual reset pins ( $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$ ). When  $V_{\text{out2}}$  exceeds to 95% of its regulated voltage, and  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  are in the logic high state,  $\overline{\text{RESET}}$  will go to a high-impedance state after 120-ms delay.  $\overline{\text{RESET}}$  will go to a logic low state when  $V_{\text{out2}}$  is pulled below 95% (i.e. over load condition) of its regulated voltage. To monitor  $V_{\text{out1}}$ , PG1 output pin can be connected to  $\overline{\text{MR1}}$  or  $\overline{\text{MR2}}$ . The open drain output of the  $\overline{\text{RESET}}$  terminal requires a pullup resistor. If  $\overline{\text{RESET}}$  is not used, it can be left floating.

#### VIN1 and VIN2

VIN1 and VIN2 are input to the regulators. Internal bias voltages are powered by VIN1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102  
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS  
WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

---

**APPLICATION INFORMATION**

The TPS701xx low dropout regulator family provides dual regulated output voltages for DSP applications, which require high performance power management solution. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. TPS701xx family has an enable feature which puts the device in sleep mode where input currents are less than 3  $\mu$ A. Other features are integrated SVS (Power On Reset,  $\overline{\text{RESET}}$ ) and Power Good (PG1) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS701xx, unlike many other LDOs, feature, very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS701xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102  
 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS  
 WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999



**APPLICATION INFORMATION**

**sequencing timing diagram**

The following figures provide a timing diagram of how this device functions in different configurations.

Application condition;  $\overline{MR2}$  is tied to PG1,  $V_{in1}$  and  $V_{in2}$  are tied to same input voltage, the SEQ pin is tied to logic low and the device is toggled with enable ( $\overline{EN}$ ) function.

When the device is enabled ( $\overline{EN}$  is pulled low)  $V_{out1}$  will turn on first and  $V_{out2}$  will remain off until  $V_{out1}$  reaches to approximately 83% of its regulated output voltage. At that time  $V_{out2}$  will be turned on. When  $V_{out1}$  reaches to 95% of its regulated output the PG1 will turn on (active high). Since  $\overline{MR2}$  is connected to PG1 for this application, it will follow the logic of PG1. When  $V_{out2}$  reaches to 95% of its regulated voltage,  $\overline{RESET}$  will switch to high voltage level after 120ms delay (see Figure 37).



**Figure 37. Timing When SEQ = Low**





**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102  
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS  
WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**APPLICATION INFORMATION**

Application condition;  $\overline{MR2}$  is tied to PG1,  $V_{in1}$  and  $V_{in2}$  are tied to same input voltage, the SEQ pin is tied to logic high and the device is toggled with enable ( $\overline{EN}$ ) function.

When the device is enabled ( $\overline{EN}$  is pulled low),  $V_{out2}$  will begin to power up and when it reaches to 83% of its regulated voltage,  $V_{out1}$  will begin to power up. PG1 will turn on when  $V_{out1}$  reaches 95% of its regulated voltage, and since  $\overline{MR2}$  and PG1 is tied together,  $\overline{MR2}$  will follow the logic of the PG1 output. When  $V_{out1}$  reaches 95% of its regulated voltage,  $\overline{RESET}$  will switch to high voltage level after 120 ms delay (see Figure 38).



**Figure 38. Timing When SEQ = High**



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**APPLICATION INFORMATION**

Application condition;  $\overline{MR2}$  is tied to PG1,  $V_{in1}$  and  $V_{in2}$  are tied to same input voltage, the SEQ pin is tied to logic high and  $\overline{MR1}$  is toggled.

When the device is enabled ( $\overline{EN}$  is pulled low),  $V_{out2}$  will begin to power up and when it reaches to 83% of its regulated voltage,  $V_{out1}$  will begin to power up. PG1 will turn on when  $V_{out1}$  reaches to 95% of its regulated voltage, and since the  $\overline{MR2}$  and PG1 is tied together,  $\overline{MR2}$  will follow the logic of the PG1 output. When  $V_{out1}$  reaches to 95% of its regulated voltage, the  $\overline{RESET}$  will switch to high voltage level after 120 ms delay. When  $\overline{MR1}$  is toggled, it causes  $\overline{RESET}$  to occur but the regulators will remain in regulation. (see Figure 39)





**Figure 39. Timing When  $\overline{MR1}$  is Toggled**

APPLICATION INFORMATION

Application condition;  $\overline{MR2}$  is tied to PG1,  $V_{in1}$  and  $V_{in2}$  are tied to same input voltage, the SEQ pin is tied to logic high and  $V_{OUT1}$  faults out.

$V_{out2}$  will begin to power up when device is enabled ( $\overline{EN}$  is pulled low). When  $V_{out2}$  reaches 83% of its regulated voltage, then  $V_{out1}$  will begin to power up.

When  $V_{out1}$  reaches 95% of its regulated voltage, the PG1 will turn on and  $\overline{RESET}$  will switch to high voltage level after 120 ms delay. When  $V_{out1}$  faults out,  $V_{out2}$  remains powered on. PG1 is tied to  $\overline{MR2}$  and they change state to logic low.  $\overline{RESET}$  will be driven by  $V_{out1}$ . (see Figure 40).



$t1$  –  $V_{out1}$  and  $V_{out2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 40. Timing When  $V_{OUT1}$  Faults Out



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**APPLICATION INFORMATION**

Application condition;  $\overline{MR2}$  is tied to PG1,  $V_{in1}$  and  $V_{in2}$  are tied to same input voltage, the SEQ is tied to logic high, device is enabled, and  $V_{OUT2}$  faults out.

When  $V_{out2}$  faults out,  $V_{out2}$  will begin to power up when device is enabled ( $\overline{EN}$  is pulled low). When  $V_{out2}$  reaches 95% of its regulated voltage, then  $V_{out1}$  will begin to power up. When  $V_{out1}$  reaches 95% of its regulated voltage, PG1 will turn on and  $\overline{RESET}$  will switch to high voltage level after 120 ms delay. When  $V_{out2}$  faults out,  $V_{out1}$  will be powered down. PG1 is tied to  $\overline{MR2}$  and they change state to logic low.  $\overline{RESET}$  will be driven by  $V_{out2}$ . (see Figure 41).



$t_1$  –  $V_{out1}$  and  $V_{out2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

**Figure 41. Timing When VOUT2 Faults Out**


**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102  
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS  
WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**APPLICATION INFORMATION**

**split voltage DSP application**

Figure 42 shows a typical application where the TPS70151 is powering up a DSP. In this application by grounding the SEQ pin, Vout1(I/O) will be powered up first, and then Vout2(core).



**Figure 42. Application Timing Diagram (SEQ = Low)**



**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**APPLICATION INFORMATION**

**split voltage DSP application**

Figure 43 shows a typical application where the TPS70151 is powering up a DSP. In this application by pulling up the SEQ pin, Vout2(Core) will be powered up first, and then Vout1(I/O).



**Figure 43. Application Timing Diagram (SEQ = High)**

## APPLICATION INFORMATION

### input capacitor

For a typical application, an input bypass capacitor (0.1  $\mu\text{F}$  – 1  $\mu\text{F}$ ) is recommended. This capacitor will filter any high frequency noise generated in the line. For fast transient condition where droop at the input of the LDO may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependant on the output current and response time of the main power supply, as well as the distance to the load(LDO).

### output capacitor

As with most LDO regulators, the TPS701xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu\text{F}$  and the ESR (equivalent series resistance) must be between 1  $\text{m}\Omega$  and 2.5  $\Omega$ . Capacitor values 10  $\mu\text{F}$  or larger are acceptable, provided the ESR is less than 2.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Below is a partial listing of surface-mount capacitors usable with the TPS701xx. for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

| VALUE            | MFR.  | MAX ESR†             | PART NO.        |
|------------------|-------|----------------------|-----------------|
| 22 $\mu\text{F}$ | Kemet | 345 $\text{m}\Omega$ | 7495C226K0010AS |
| 33 $\mu\text{F}$ | Sanyo | 100 $\text{m}\Omega$ | 10TPA33M        |
| 47 $\mu\text{F}$ | Sanyo | 100 $\text{m}\Omega$ | 6TPA47M         |
| 68 $\mu\text{F}$ | Sanyo | 45 $\text{m}\Omega$  | 10TPC68M        |

### ESR and transient response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called equivalent series resistance (ESR), and the inductive impedance is called equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 44.



**Figure 44. – ESR and ESL**

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.

APPLICATION INFORMATION

Figure 45 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 45. – LDO Output Stage With Parasitic Resistances ESR and ESL

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ( $V_{C_{out}} = V_{out}$ ). This means no current is flowing into the  $C_{out}$  branch. If  $I_{out}$  suddenly increases (transient condition), the following occurs;

The LDO is not able to supply the sudden current need due to its response time ( $t_1$  in Figure 46). Therefore, capacitor  $C_{out}$  provides the current for the new load condition (dashed arrow).  $C_{out}$  now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at  $R_{ESR}$ . This voltage is shown as  $V_{ESR}$  in Figure 45.

When  $C_{out}$  is conducting current to the load, initial voltage at the load will be  $V_{out} = V_{C_{out}} - V_{ESR}$ . Due to the discharge of  $C_{out}$ , the output voltage  $V_{out}$  will drop continuously until the response time  $t_1$  of the LDO is reached and the LDO will resume supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as  $t_2$  in Figure 46.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage drop during the LDO response period.

APPLICATION INFORMATION

conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 46. – Correlation of Different ESRs and Their Influence to the Regulation of  $V_{out}$  at a Load Step From Low-to-High Output Current

**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102  
DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS  
WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**

SLVS222 – DECEMBER 1999

**APPLICATION INFORMATION**

**programming the TPS70102 adjustable LDO regulator**


The output voltage of the TPS70102 adjustable regulators are programmed using external resistor dividers as shown in Figure 47.

Resistors R1 and R2 should be chosen for approximately 7 µA divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 169 kΩ to set the divider current at approximately 7 µA and then calculate R1 using:

$$R1 = \left( \frac{V_O}{V_{ref}} - 1 \right) \times R2$$

Where

V<sub>ref</sub> = 1.224 V typ (the internal reference voltage)



**OUTPUT VOLTAGE PROGRAMMING GUIDE**

| OUTPUT VOLTAGE | R1  | R2  | UNIT |
|----------------|-----|-----|------|
| 2.5 V          | 174 | 169 | kΩ   |
| 3.3 V          | 287 | 169 | kΩ   |
| 3.6 V          | 324 | 169 | kΩ   |

**Figure 47. TPS70102 Adjustable LDO Regulator Programming**

**regulator protection**

Both TPS701xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS701xx also features internal current limiting and thermal protection. During normal operation, the TPS701xx regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

---

## power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{Jmax} - T_A}{R_{\theta JA}}$$

Where

$T_{Jmax}$  is the maximum allowable junction temperature.

$R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 28-terminal PWP with no airflow.

$T_A$  is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

**TPS70145, TPS70148, TPS70151, TPS70158, TPS70102**  
**DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS**  
**WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS**


SLVS222 – DECEMBER 1999

**MECHANICAL DATA**

**PWP (R-PDSO-G\*\*)**

**PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE**

20-PIN SHOWN



4073225/E 03/97

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusions.  
 D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.  
 E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265