

Negative Output Flyback Pulse Width Modulator


FEATURES

- Simple Single Inductor Flyback PWM for Negative Voltage Generation
- Drives External PMOS Switch
- Contains UVLO Circuit
- Includes Pulse-by-Pulse Current Limit
- Low 50 μ A Sleep Mode Current

DESCRIPTION


The UC3572 is a negative output flyback pulse width modulator which converts a positive input voltage to a regulated negative output voltage. The chip is optimized for use in a single inductor negative flyback switching converter employing an external PMOS switch. The block diagram consists of a precision reference, an error amplifier configured for voltage mode operation, an oscillator, a PWM comparator with latching logic, and a 0.5A peak gate driver. The UC3572 includes an undervoltage lockout circuit to insure sufficient input supply voltage is present before any switching activity can occur, and a pulse-by-pulse current limit. Output current can be sensed and limited to a user determined maximum value. The UVLO circuit turns the chip off when the input voltage is below the UVLO threshold. In addition, a sleep comparator interfaces to the UVLO circuit to turn the chip off. This reduces the supply current to only 50 μ A, making the UC3572 ideal for battery powered applications.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

VCC35V
EAINV	-0.6V to VCC
IEAOUT25mA
RAMP	-0.3V to 4V
CS	-0.3V to VCC
IOUT	-0.7A to 0.7A
I _{3VREF}	-15mA
Storage Temperature	-65°C to +150°C
Junction Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	+300°C
<i>Currents are positive into, negative out of the specified terminal.</i>	
<i>Consult Packaging Section of Databook for thermal limitations and considerations of packages.</i>	

CONNECTION DIAGRAMS**DIL-8, SOIC-8 (TOP VIEW)**
J or N, D Packages

ELECTRICAL CHARACTERISTICS Unless otherwise stated, these parameters apply for $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for the UC1572, -40°C to $+85^\circ\text{C}$ for the UC2572, and 0°C to $+70^\circ\text{C}$ for the UC3572, $VCC = 5\text{V}$, $CT = 680\text{pF}$, $T_A = T_J$.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Reference Section					
3VREF		2.94	3	3.06	V
Line Regulation	$VCC = 4.75$ to 30V		1	10	mV
Load Regulation	$I_{3VREF} = 0\text{V}$ to -5mA		1	10	mV
Oscillator Section					
Frequency	$VCC = 5\text{V}$ to 30V	85	100	115	kHz
Error Amp Section					
EAINV	$EAOUT = 2\text{V}$	-10	0	10	mV
	$ EAINV = -1\text{mA}$		-0.2	-0.9	V
IEAINV	$EAOUT = 2\text{V}$		-0.2	-1.0	µA
AVOL	$EAOUT = 0.5\text{V}$ to 3V	65	90		dB
EAOUP High	$EAINV = -100\text{mV}$	3.6	4	4.4	V
EAOUP Low	$EAINV = 100\text{mV}$		0.1	0.2	V
IEAOUT	$EAINV = -100\text{mV}$, $EAOUT = 2\text{V}$	-350	-500		µA
	$EAINV = 100\text{mV}$, $EAOUT = 2\text{V}$	7	20		mA
Unity Gain Bandwidth	$T_J = 25^\circ\text{C}$, $F = 10\text{kHz}$	0.6	1		MHz
Current Sense Comparator Section					
Threshold		0.195	0.215	0.235	V
Input Bias Current	$CS = 0$		-0.4	-1	µA
CS Propagation Delay			300		ns
Gate Drive Output Section					
OUT High Saturation	$IOUT = 0$		0	0.3	V
	$IOUT = -10\text{mA}$		0.7	1.5	V
	$IOUT = -100\text{mA}$		1.5	2.5	V
OUT Low Saturation	$IOUT = 10\text{mA}$		0.1	0.4	V
	$IOUT = 100\text{mA}$		1.5	2.2	V
Rise Time	$T_J = 25^\circ\text{C}$, $CLOAD = 1\text{nF} + 3.3\text{ Ohms}$		30	80	ns
Fall Time	$T_J = 25^\circ\text{C}$, $CLOAD = 1\text{nF} + 3.3\text{ Ohms}$		30	80	ns
Pulse Width Modulator Section					
Maximum Duty Cycle	$EAINV = +100\text{mV}$, $VCC = 5\text{V}$ to 30V		92	96	%
Minimum Duty Cycle	$EAINV = -100\text{mV}$, $VCC = 5\text{V}$ to 30V			0	%
Modulator Gain	$EAOUT = 1.5\text{V}$ to 2.5V	45	55	65	%/V

ELECTRICAL CHARACTERISTICS (cont.) Unless otherwise stated, these parameters apply for $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for the UC1572, -40°C to $+85^{\circ}\text{C}$ for the UC2572, and 0°C to $+70^{\circ}\text{C}$ for the UC3572, $V_{CC} = 5\text{V}$, $CT = 680\text{pF}$, $T_A = T_J$.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Undervoltage Lockout Section					
Start Threshold		3.5	4.2	4.7	V
Hysteresis		100	200	300	mV
Sleep Mode Section					
Threshold		1.8	2.2	2.6	V
Supply Current Section					
I_{VCC}	$V_{CC} = 5\text{V}, 30\text{V}$		9	12	mA
	$V_{CC} = 30, CS = 3\text{V}$		50	150	μA

PIN DESCRIPTIONS

3VREF: Precision 3V reference. Bypass with 100nF capacitor to GND.

CS: Current limit sense pin. Connect to a ground referenced current sense resistor in series with the flyback inductor. OUT will be held high (PMOS switch off) if CS exceeds 0.2V.

EAINV: Inverting input to error amplifier. Summing junction for 3VREF and VOUT sense. The non-inverting input of the error amplifier is internally connected to GND.

EAOUT: Output of error amplifier. Use EAOUT and EAINV for loop compensation components.

GND: Circuit Ground.


OUT: Gate drive for external PMOS switch connected between V_{CC} and the flyback inductor. OUT drives the gate of the PMOS switch between V_{CC} and GND.

RAMP: Oscillator and ramp for pulse width modulator. Frequency is set by a capacitor to GND by the equation

$$F = \frac{1}{15k \cdot CRAMP}$$

Recommended operating frequency range is 10kHz to 200kHz.

VCC: Input voltage supply to chip. Range is 4.75 to 30V. Bypass with a 1 μF capacitor.



Typical Waveforms

UC1572

UC2572

UC3572

TYPICAL APPLICATION : +5V TO -12V FLYBACK CONVERTER

