

5V to 35V Hot Swap Power Manager

FEATURES


- 5V to 35V Operation
- Precision Maximum Current Control
- Precision Fault Threshold
- Programmable Average Power Limiting
- Programmable Overcurrent Limit
- Shutdown Control
- Charge Pump for Low $R_{DS(on)}$ High-Side Drive
- Latch Reset Function Available
- Output Drive V_{GS} Clamping
- Fault Output Indication
- 18 Pin DIL and SOIC Packages

DESCRIPTION

The UC3914 family of Hot Swap Power Managers provides complete power management, hot swap and fault handling capability. Integrating this part and a few external components, allows a board to be swapped in or out upon failure or system modification without removing power to the hardware, while maintaining the integrity of the powered system. Complementary output drivers and diodes have been integrated for use with external capacitors as a charge pump to ensure sufficient gate drive to the external NMOS transistor for low $R_{DS(on)}$. All control and housekeeping functions are integrated and externally programmable and include the fault current level, maximum output sourcing current, maximum fault time and average power limiting of the external FET. The UC3914 features a duty ratio current limiting technique, which provides peak load capability while limiting the average power dissipation of the external pass transistor during fault conditions. The fault level is fixed at 50mV with respect to V_{CC} to minimize total dropout. The fault current level is set with an external current sense resistor. The maximum allowable sourcing current is programmed by using a resistor divider from V_{CC} to REF to set the voltage on IMAX. The maximum current level, when the output appears as a current source is $(V_{CC} - V_{IMAX})/R_{SENSE}$.

(continued)

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage, VCC	40V
Maximum Forced Voltage	
SD	12V
IMAX	VCC
LR	12V
Maximum Current	
FAULT	20mA
PLIM	10mA
Maximum Voltage, FAULT	40V
Reference Output Current	Internally Limited
Storage Temperature	-65°C to +150°C
Junction Temperature	-55°C to +150°C
Lead Temperature (Soldering, 10 sec.)	+300°C

Unless otherwise indicated, voltages are referenced to ground.
Currents are positive into, negative out of specified terminal.
Consult Packaging Section of Databook for thermal limitations and considerations of package.

CONNECTION DIAGRAM

DIL-18, SOIC-18 (Top View)
N or J Package, DW Package



DESCRIPTION (cont.)

When the output current is less than the fault level, the external output transistor remains switched on. When the output current exceeds the fault level, but is less than the maximum sourcing level programmed by IMAX, the output remains switched on, and the fault timer starts to charge C_T , a timing capacitor. Once C_T charges to 2.5V, the output device is turned off and C_T is slowly discharged. Once C_T is discharged to 0.5V, the IC performs a retry and the output transistor is switched on again. The UC3914 offers two distinct reset modes. In one

mode with LR left floating or held low, the IC will repeatedly try to reset itself if a fault occurs as described above. In the second mode with LR held high, once a fault occurs, the output is latched off until either LR is toggled low, the part is shutdown then re-enabled using SD, or the power to the part is turned off and then on again.

This part is offered in both 18 pin DW Wide-Body (SOIC) and Dual-In-Line (DIL) packages.

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, $T_A = 0^\circ\text{C}$ to 70°C for the UC3914, -40°C to 85°C for the UC2914, and -55°C to 125°C for the UC1914. VCC = 12V, $\Psi_{UMP} = V_{PUMP}(\text{max})$, SD = 5V, CP1 = CP2 = $C_{PUMP} = 0.01\mu\text{F}$. $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VCC Section					
I _{CC}	(Note 2)		8	15	mA
	VCC = 35V, (Note 2)		12	20	mA
Shutdown I _{CC}	$\overline{\text{SD}} = 0\text{V}$		500	900	μA
UVLO	Turn on threshold		4	4.4	V
UVLO Hysteresis		100	200	350	mV
Fault Timing Section					
Overcurrent Threshold	$T_J = 25^\circ\text{C}$, with respect to VCC	-55	-50	-45	mV
	Over operating temperature, with respect to VCC	-57	-50	-42	mV
IMAX Input Bias			1	3	μA
CT Charge Current	CT = 1V	-140	-100	-60	μA
CT Discharge Current	CT = 1V	2	3	4.5	μA
CT Charge Current	CT = 1V, Overload condition	-6	-3	-1.5	mA
CT Fault Threshold		2.25	2.5	2.75	V
CT Reset Threshold		0.45	0.5	0.55	V
Output Duty Cycle	Fault condition, I _{PL} = 0	1.5	3	4.5	%

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, $T_A = 0^\circ\text{C}$ to 70°C for the UC3914, -40°C to 85°C for the UC2914, and -55°C to 125°C for the UC1914. $V_{CC} = 12\text{V}$, $V_{PUMP} = V_{PUMP}(\text{max})$, $\overline{SD} = 5\text{V}$, $CP1 = CP2 = C_{PUMP} = 0.01\mu\text{F}$.
 $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output Section					
OUT High Voltage	$V_{OUTS} = V_{CC}$, $V_{PUMP} = V_{PUMP} \text{ max}$, with respect to V_{PUMP}	-1.5	-1		V
OUT High Voltage	$V_{OUTS} = V_{CC}$, $V_{PUMP} = V_{PUMP} \text{ max}$, $I_{OUT} = -2\text{mA}$, with respect to V_{PUMP}	-2	-1.5		V
OUT Low Voltage	$I_{OUT} = 0$		0.8	1.3	V
	$I_{OUT} = 5\text{mA}$		1	2	V
	$I_{OUT} = 25\text{mA}$, Overload Condition, $V_{OUTS} = 0\text{V}$		1.2	1.8	V
OUT Clamp Voltage	$V_{OUTS} = 0\text{V}$	11.5	13	14.5	V
Rise Time	$C_{OUT} = 1\text{nF}$ (Note 1)		750	1250	ns
Fall Time	$C_{OUT} = 1\text{nF}$ (Note 1)		250	500	ns
Charge Pump Section					
OSC, OSCB Frequency		60	150	250	kHz
OSC, OSCB Output High	$I_{OSC} = -5\text{mA}$	10	11	11.6	V
OSC, OSCB Output Low	$I_{OSC} = 5\text{mA}$		0.2	0.5	V
OSC, OSCB Output Clamp Voltage	$V_{CC} = 25$	18.5	20.5	22.5	V
OSC, OSCB Output Current Limit	High Side Only	-20	-10	-3	mA
Pump Diode Voltage Drop	$I_{DIODE} = 10\text{mA}$, Measured from PMP to PMPB, PMPB to V_{PUMP}	0.5	0.9	1.3	V
PMP Clamp Voltage	$V_{CC} = 25$	18.5	20.5	22.5	V
VPUMP Maximum Voltage	$V_{CC} = 12$, $V_{OUTS} = V_{CC}$, Voltage Where Charge Pump Disabled	20	22	24	V
	$V_{CC} = 35\text{V}$, $V_{OUTS} = V_{CC}$, Voltage Where Charge Pump Disabled	42	45	48	V
VPUMP Hysteresis	$V_{CC} = 12$, $V_{OUTS} = V_{CC}$, Voltage Where Charge Pump Re-enabled	0.3	0.7	1.4	V
	$V_{CC} = 35\text{V}$, $V_{OUTS} = V_{CC}$, Charge Pump Re-enabled	0.25	0.7	1.4	V
Linear Current Section					
Input Offset Voltage		-15	0	15	mV
Voltage Gain		60	80		dB
IMAX Control Voltage	$IMAX = OUT$, $SENSE = V_{CC}$, with respect to V_{CC}	-20	0	20	mV
	$IMAX = OUT$, $SENSE = REF$, with respect to REF	-20	0	20	mV
SENSE Input Bias			1.5	3.5	μA
Reference Section					
REF Output Voltage	With respect to V_{CC}	-2.25	-2	-1.75	V
REF Current Limit		12.5	20	50	mA
Load Regulation	$I_{VREF} = 1\text{mA}$ to 5mA		25	60	mV
Line Regulation	$V_{CC} = 5\text{V}$ to 35V		25	100	mV
Shutdown Section					
Shutdown Threshold		0.6	1.5	2	V
Input Current	$\overline{SD} = 5\text{V}$		150	300	μA
Delay to Output	(Note 1)		0.5	2	μs
Fault Section					
Fault Output Low	$I_{FAULT} = 1\text{mA}$		100	200	mV
Fault Output Leakage	$V_{FAULT} = 35\text{V}$		10	500	nA

ELECTRICAL CHARACTERISTICS: Unless otherwise specified, $T_A = 0^\circ\text{C}$ to 70°C for the UC3914, -40°C to 85°C for the UC2914, and -55°C to 125°C for the UC1914. $V_{CC} = 12\text{V}$, $V_{PUMP} = V_{PUMP}(\text{max})$, $SD = 5\text{V}$, $CP1 = CP2 = C_{PUMP} = 0.01\mu\text{F}$.
 $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Latch Section					
LR Threshold	High to Low	0.6	1.4	2	V
Input Current	LR = 5V		500	750	μA
Power Limiting Section					
Duty Cycle Control	In Fault, $I_{PLIM} = 200\mu\text{A}$	0.6	1.3	2.0	%
	In Fault, $I_{PLIM} = 3\text{mA}$	0.05	0.12	0.2	%
Overload Section					
Delay to Output	(Note 1)		500	1250	ns
Threshold	Respect to IMAX	-250	-200	-150	mV

Note 1: Guaranteed by design. Not 100% tested in production.

Note 2: A mathematical averaging is used to determine this value. See Application Section for more information.

PIN DESCRIPTIONS

CT: A capacitor is connected to this pin in order to set the maximum fault time. The minimum fault time must be more than the time to charge external load capacitance. The fault time is defined as:

$$T_{FAULT} = \frac{2 \cdot CT}{I_{CH}}$$

where $I_{CH} = 100\mu\text{A} + I_{PL}$, where I_{PL} is the current into the power limit pin. Once the fault time is reached the output will shutdown for a time given by:

$$T_{SD} = \frac{2 \cdot CT}{I_{DIS}}$$

where I_{DIS} is nominally $3\mu\text{A}$.

FAULT: Open collector output which pulls low upon any of the following conditions: Timer fault, Shutdown, UVLO. This pin **MUST** be pulled up to VCC or another supply through a suitable impedance.

GND: Ground reference for the IC.

IMAX: This pin programs the maximum allowable sourcing current. Since REF is a -2V reference (with respect to VCC), a voltage divider can be derived from VCC to REF in order to generate the program level for the IMAX pin. The current level at which the output appears as a current source is equal to the voltage on the IMAX pin, with respect to VCC, divided by the current sense resistor. If desired, a controlled current startup can be programmed with a capacitor on IMAX to VCC.

LR: If this pin is held high and a fault occurs, the timer will be prevented from resetting the fault latch when CT is discharged below the reset comparator threshold. The part will not retry until this pin is brought to a logic low or

a power-on-reset occurs. Pulling this pin low before the reset time is reached will not clear the fault until the reset time is reached. Floating or holding this pin low will result in the part repeatedly trying to reset itself if a fault occurs.

OUT: Output drive to the MOSFET pass element. Internal clamping ensures that the maximum VGS drive is 15V.

OSC, OSCB: Complementary output drivers for intermediate charge pump stages. A $0.01\mu\text{F}$ capacitor should be placed between OSC and PMP, and OSCB and PMPB.

PLIM: This feature ensures that the average MOSFET power dissipation is controlled. A resistor is connected from this pin to VCC. Current will flow into PLIM which adds to the fault timer charge current, reducing the duty cycle from the typical 3% level. When $I_{PL} \gg 100\mu\text{A}$ then the average MOSFET power dissipation is given by: $P_{FET_AVG} = IMAX \cdot 3 \cdot 10^{-6} \cdot R_{PL}$.

PMP, PMPB: Complementary pins which couple charge pump capacitors to internal diodes and are used to provide charge to the reservoir capacitor tied to VPUMP. Typical capacitor values used are $0.01\mu\text{F}$.

REF: -2V reference with respect to VCC used to program the IMAX pin voltage. A $0.1\mu\text{F}$ ceramic or tantalum capacitor **MUST** be tied between this pin and VCC to ensure proper operation of the chip.

SD: When this TTL compatible input is brought to a logic low, the output of the linear amplifier is driven low, FAULT is pulled low and the IC is put into a low power mode. The **ABSOLUTE** maximum voltage that can be placed on this pin is 12V.

PIN DESCRIPTIONS (cont.)

SENSE: Input voltage from current sense resistor. When there is greater than 50mV across this pin with respect to VCC, a fault is sensed and C_T begins to charge.

VCC: Input voltage to the IC. Typical voltages are 4.5V to 35V. The minimum input voltage required for operation is 4.5V.

VOUTS: Source connection of external N-channel MOSFET and sensed output voltage of load.

VPUMP: Charge pump output voltage. A capacitor should be tied between this pin and VOUTS with a typical value being 0.01 μ F.

TYPICAL CHARACTERISTIC CURVES




Figure 1. Typical characteristic curves.

APPLICATION INFORMATION

The UC3914 is to be used in conjunction with external passive components and an N-channel MOSFET (NMOS) to facilitate hot swap capability of application modules. A typical application set-up is given in Figure 9. The term hot swap refers to the system requirement that submodules be swapped in or out upon failure or system modification without removing power to the operating hardware. The integrity of the power bus must not be compromised due to the addition of an unpowered module. Significant power bus glitches can occur due to the substantial initial charging current of on-board module bypass capacitance and other load conditions (for more information on hot swapping and power management applications, see Application Note U-151). The UC3914 provides protection by monitoring and controlling the output current of an external NMOS to charge this capacitance and provide load current. The addition of the NMOS, a sense resistor, R_{SENSE} , and two other resistors, $R1$ and $R2$, sets the programmed maximum current level the NMOS can source to charge the load in a controlled manner. The equation for this current, I_{MAX} , is:

$$I_{MAX} = \frac{V_{CC} - V_{IMAX}}{R_{SENSE}}$$

where V_{IMAX} is the voltage generated at the IMAX pin.

Analysis of the application circuit shows that V_{IMAX} (with respect to GND) can be defined as:

$$V_{IMAX} = V_{REF} + \frac{(V_{CC} - V_{REF}) \cdot R1}{R1 + R2} = \frac{2V \cdot R1}{R1 + R2} + V_{REF}$$

where V_{REF} is the voltage on the REF pin and whose internally generated potential is two volts below V_{CC} . The UC3914 also has an internal overcurrent comparator which monitors the voltage between SENSE and V_{CC} . If this voltage exceeds 50mV, the comparator determines that a fault has occurred, and a timing capacitor, C_T , will begin to charge. This can be rewritten as a current which causes a fault, I_{FAULT} :

$$I_{FAULT} = \frac{50mV}{R_{SENSE}}$$

Fault Timing

Figure 2 shows the circuitry associated with the fault timing function of the UC3914. A typical fault mode, where the overload comparator and current source $I3$ do not factor into operation (switch $S2$ is open), will first be considered. Once the voltage across R_{SENSE} exceeds 50mV, a fault has occurred. This causes the timing capacitor, C_T , to charge with a combination of 100 μ A ($I1$) plus the current from the power limiting circuitry (I_{PL}).





Figure 2. Fault timing circuitry for the UC3914, including power limit and overcurrent.

APPLICATION INFORMATION (cont.)

Figure 3a shows typical fault timing waveforms for the external NMOS output current, the voltage on the CT pin, and the output load voltage, V_{OUT} , with LR left floating or grounded. The output voltage waveforms have assumed an RC characteristic load and time constants will vary depending upon the component values. Prior to time t_0 , the load is fully charged to almost V_{CC} and the NMOS is supplying the current, I_O , to the load. At t_0 , the current begins to ramp up due to a change in the load conditions until, at t_1 , the fault current level, I_{FAULT} , has been reached to cause switch S1 to close. This results in CT

being charged with the current sources I_1 and I_{PL} . During this time, V_{OUT} is still almost equal to V_{CC} except for small losses from voltage drops across the sense resistor and the NMOS. The output current reaches the programmed maximum level, I_{MAX} , at t_2 . The C_T voltage continues to rise since I_{MAX} is still greater than I_{FAULT} . The load output voltage drops because the current load requirements have become greater than the controlled maximum sourcing current. The C_T voltage reaches the upper comparator threshold (Figure 2) of 2.5V at t_3 , which promptly shuts off the gate drive to the NMOS (not



UDG-97054

t_0 : Normal conditions - output current is nominal, output voltage is at positive rail, V_{CC}

t_1 : Fault control reached - output current rises above the programmed fault value, C_T begins to charge with $\approx 100\mu A + I_{PL}$.

t_2 : Maximum current reached - output current reaches the programmed maximum level and becomes a constant current with value I_{MAX} .

t_3 : Fault occurs - C_T has charged to 2.5V, fault output

goes low, the FET turns off allowing no output current to flow, V_{OUT} discharge to GND.

t_4 : Retry - C_T has discharged to 0.5V, but fault current is still exceeded, C_T begins charging again, FET is on, V_{OUT} increases.

$t_5 = t_3$: Illustrates <3% duty cycle depending upon R_{PL} selected.

$t_6 = t_4$

$t_7 = t_0$: Fault released, normal condition - return to normal operation of the hot swap power manager.

Figure 3a: Typical timing diagram.

APPLICATION INFORMATION (cont.)

shown but can be inferred from the fact that no output current is provided to the load), latches in the fault and opens switch S1 disconnecting the charging currents I1 and I_{PL} from C_T. Since no output current is supplied, the load voltage decays at a rate determined by the load characteristics and the capacitance. The 3μA current source, I2, discharges C_T to the 0.5V reset comparator threshold. This time is significantly longer than the charging time and is the basis for the duty cycle current limiting technique. When the C_T voltage reaches 0.5V at t₄, the part performs a retry, allowing the NMOS to again source current to the load and cause V_{OUT} to rise. In this particular example, I_{MAX} is still sourced by the NMOS at each attempted retry and the fault timing sequence is repeated until time t₇ when the load requirements change to I_O. Since I_O is less than the fault current level at this time, switch S1 is opened, I2 discharges C_T and V_{OUT} rises to almost VCC.

Figure 3b shows fault timing waveforms similar to those depicted in Figure 3a except that the latch reset (LR) function is utilized. Operation is the same as described above until t₄ when the voltage on C_T reaches the reset threshold. Holding LR high prevents the latch from being reset, preventing the IC from performing a retry (sourcing current to the load). The UC3914 is latched off until either LR is pulled to a logic low, or the chip is forced into an under voltage lockout (UVLO) condition and back out of UVLO causing the latch to automatically perform a power on reset. Figure 3b illustrates LR being toggled low at t₅, causing the part to perform a retry. Time t₆ again illustrates what happens when a fault is detected. The LR pin is toggled low and back high at time t₇, prior to the voltage on the C_T pin hitting the reset threshold. This information tells the UC3914 to allow the part to perform a retry when the lower reset threshold is reached, which occurs at t₈. Time t₉ corresponds to when load conditions change to where a fault is not present as described for Figure 3a.

Power Limiting

The power limiting circuitry is designed to only source current into the CT pin. To implement this feature, a resistor, R_{PL}, should be placed between VCC and PLIM. The current, I_{PL} (shown in Figure 2) is given by the following expression:

$$I_{PL} = \frac{V_{CC} - V_{OUTS}}{R_{PL}}, \text{ for } V_{OUTS} > 1V + V_{CT}$$

where V_{CT} is the voltage on the CT pin. For V_{OUTS} < 1V + V_{CT} the common mode range of the power limiting cir-

cuitry causes I_{PL} = 0 leaving only the 100μA current source to charge C_T. V_{CC} - V_{OUTS} represents the voltage across the NMOS pass device.

Later it will be shown how this feature will limit average power dissipation in the pass device. Note that under a fault condition where the output current is just above the fault level, but less than the maximum level, V_{OUTS} ~ VCC, I_{PL} = 0 and the C_T charging current is 100μA.

During a fault, the CT pin will charge at a rate determined by the internal charging current and the external timing capacitor, C_T. Once C_T charges to 2.5V, the fault comparator trips and sets the fault latch. When this occurs, OUT is pulled down to V_{OUTS}, causing the external NMOS to shut off and the charging switch, S1, to open. C_T will be discharged with I2 until the C_T potential reaches 0.5V. Once this occurs, the fault latch will reset (unless LR is being held high, whereby a fault can only be cleared by pulling this pin low or going through a power-on-reset cycle), which re-enables the output of the linear amplifier and allows the fault circuitry to regain control of the charging switch. If a fault is still present, the overcurrent comparator will close the charging switch causing the cycle to repeat. Under a constant fault the duty cycle is given by:

$$DutyCycle = \frac{3\mu A}{I_{PL} + 100\mu A}$$

Average power dissipation can be limited using the PLIM pin. Average power dissipation in the pass element is given by:

$$\begin{aligned} PFET_{avg} &= (V_{CC} - V_{OUTS}) \cdot I_{MAX} \cdot DutyCycle \\ &= (V_{CC} - V_{OUTS}) \cdot I_{MAX} \cdot \frac{3\mu A}{I_{PL} + 100\mu A} \end{aligned}$$

VCC - V_{OUTS} is the drain to source voltage across the FET. When I_{PL} >> 100μA, the duty cycle equation given above can be rewritten as:


$$DutyCycle = \frac{R_{PL} + 3\mu A}{(V_{CC} - V_{OUTS})}$$

and the average power dissipation of the MOSFET is given by:

$$\begin{aligned} PFET_{avg} &= (V_{CC} - V_{OUTS}) \cdot I_{MAX} \cdot \frac{R_{PL} + 3\mu A}{(V_{CC} - V_{OUTS})} \\ &= I_{MAX} \cdot R_{PL} \cdot 3\mu A \end{aligned}$$

The average power is limited by the programmed I_{MAX} current and the appropriate value for R_{PL}.

APPLICATION INFORMATION (cont.)



UDG-97055

t_0 : Normal conditions - output current is nominal, output voltage is at positive rail, V_{CC}

t_1 : Fault control reached - output current rises above the programmed fault value, C_T begins to charge with $\cong 100\mu A + I_{PL}$.

t_2 : Maximum current reached - output current reaches the programmed maximum level and becomes a constant current with value I_{MAX} .

t_3 : Fault occurs - C_T has charged to 2.5V, fault output goes low, the FET turns off allowing no output current to flow, V_{OUT} discharge to GND.

t_4 : Reset comparator threshold reached but no retry since LR pin held high.

t_5 : LR toggled low, NMOS turned on and sources current to load.

$t_6 = t_3$

t_7 : LR toggled low before V_{CT} reaches reset comparator threshold, causing retry.

t_8 : Since LR toggled low during present cycle, NMOS turned on and sources current to load.

$t_9 = t_0$: Fault released, normal condition - return to normal operation of the hot swap power manager.

Figure 3b. Typical timing diagram utilizing LR (Latch Reset) function.

APPLICATION INFORMATION (cont.)

Overload Comparator

The linear amplifier in the UC3914 ensures that the external NMOS does not source more than the current I_{MAX} , defined above as:

$$I_{MAX} = \frac{VCC - V_{IMAX}}{R_{SENSE}}$$

In the event that output current exceeds the programmed I_{MAX} by more than $200\text{mV}/R_{SENSE}$, the output of the linear amplifier will immediately be pulled low (with respect to V_{OUTS}) providing no gate drive to the NMOS, and preventing current from being delivered to the load. This situation could occur if the external NMOS is not responding to a command from the IC or output load conditions change quickly to cause an overload condition before the linear amplifier can respond. For example, if the NMOS is sourcing current into a load and the load suddenly becomes short circuited, an overload condition may occur. The short circuit will cause the V_{GS} of the NMOS to immediately increase, resulting in increased load current and voltage drop across R_{SENSE} . If this drop exceeds the overload comparator threshold, the amplifier output will be quickly pulled low. It will also cause the CT pin to begin charging with I_3 , a 3mA current source (refer to Figure 2) and continue to charge until approximately one volt below VCC , where it is clamped. This allows a constant fault to show up on $FAULT$ and since the voltage on CT will only charge past 2.5V in an overload fault condition, it can be used for detection of output NMOS failure or to build redundancy into the system.

Estimating Minimum Timing Capacitance

The startup time of the IC may not exceed the fault time for the application. Since the timing capacitor, C_T , determines the fault time, its minimum value can be determined by calculating the startup time of the IC. The startup time is dependent upon several external components. A load capacitor, C_{LOAD} , should be tied between V_{OUTS} and GND . Its value should be greater than that of C_{PUMP} , the reservoir capacitor tied from V_{PUMP} to V_{OUTS} (see Figure 4). Given values of C_{LOAD} , Load, R_{SENSE} , VCC and the resistors determining the voltage on I_{MAX} , the user can calculate the approximate startup time of the node V_{OUT} . This time must be less than the time it takes for C_T to charge to 2.5V . Assuming the user has determined the fault current, R_{SENSE} can be calculated by:

$$R_{SENSE} = \frac{50\text{mV}}{I_{FAULT}}$$

I_{MAX} is the maximum current the UC3914 will allow through the transistor M1. During startup with an output capacitor, M1 can be modeled as a constant current

source of value I_{MAX} where:

$$I_{MAX} = \frac{VCC - V_{IMAX}}{R_{SENSE}}$$

Given this information, calculation of startup time is now possible via the following:

Current Source Load:

$$T_{START} = \frac{C_{LOAD} \cdot VCC}{I_{MAX} - I_{LOAD}}$$

Resistive Load:

$$T_{START} = -R_{LOAD} \cdot C_{LOAD} \cdot \ln \left(1 - \frac{VCC}{I_{MAX} \cdot R_{LOAD}} \right)$$

The only remaining external component which may affect the minimum timing capacitor is the optional power limiting resistor, R_{PL} . If the addition of R_{PL} is desirable, its value can be determined from the "Fault Timing" section above. The minimum timing capacitor values are now given by

Current Source Load:

$$C_{T \min} = 2 \cdot T_{START} \cdot \left(\frac{10^{-4} \cdot R_{PL} + \frac{VCC}{2}}{2 \cdot R_{PL}} \right)$$




Figure 4. Estimating minimum timing capacitor.

APPLICATION INFORMATION (cont.)

Resistive Load:

$$CT_{min} = \frac{(10^{-4} \cdot R_{PL} + V_{CC} - (I_{MAX} \cdot R_{LOAD})) \cdot T_{START}}{2 \cdot R_{PL}} + \frac{I_{MAX} \cdot (R_{LOAD})^2 \cdot C_{LOAD}}{2 \cdot R_{PL}} \cdot \left[1 - e^{\frac{-T_{START}}{R_{LOAD} \cdot C_{LOAD}}} \right]$$

Output Current Softstart

The external MOSFET output current can be increased at a user-defined rate to ensure that the output voltage comes up in a controlled fashion by adding capacitor C_{SS} , as shown in Figure 5. The chip does place one constraint on the soft start time and that is that the charge pump time constant has to be much less than the soft-start time constant to ensure proper soft start operation. The time constant determining the startup time of the charge pump is given by:

$$\tau_{CP} = R_{OUT} \cdot C_{PUMP}$$

R_{OUT} is the output impedance of the charge pump given by:

$$R_{OUT} = \frac{1}{f_{PUMP} \cdot CP}$$

where f_{PUMP} is the charge pump frequency (125kHz) and $CP = CP1 = CP2$ are the charge pump flying capacitors. For typical values of $CP1$, $CP2$ and C_{PUMP} (0.01μF) and a switching frequency of 125kHz, the output impedance is 800Ω and the charge pump time constant is 8μs. The charge pump should be close to being fully charged in 3 time constants or 24μs. By placing a capacitor from V_{CC} to I_{MAX} , the voltage at I_{MAX} , which sets the maximum output current of the FET, will exponentially decay from

V_{CC} to the desired value set by $R1$ and $R2$. The output current of the MOSFET will be controlled via soft start as long as the soft start time constant (τ_{SS}) is much greater than the charge pump time constant τ_{CP} , given by

$$\tau_{SS} = (R1 \parallel R2) \cdot C_{SS}$$

Minimizing Total Dropout Under Low Voltage Operation

In a typical application, the UC3914 will be used to control the output current of an external NMOS during hot swapping situations. Once the load has been fully charged, the desired output voltage on the load, V_{OUT} , will be required to be as close to V_{CC} as possible to minimize total dropout. For a resistive load, R_{LOAD} , the output voltage is given by:

$$V_{OUT} = \frac{R_{LOAD}}{R_{LOAD} + R_{SENSE} + R_{dsON}} \cdot V_{CC}$$

R_{SENSE} was picked to set the fault current, I_{FAULT} . R_{dsON} , the on-resistance of the NMOS, should be made as small as possible to ensure V_{OUT} is as close to V_{CC} as possible. For a given NMOS, the manufacturer will specify the R_{dsON} for a certain V_{GS} (maybe 7V to 10V). The source potential of the NMOS is V_{OUT} . In order to ensure sufficient V_{GS} , this requires the gate of the NMOS, which is the output of the linear amplifier, to be many volts higher than V_{CC} . The UC3914 provides the capability to generate this voltage through the addition of 3 capacitors, $CP1$, $CP2$ and C_{PUMP} as shown in Figure 6. These capacitors should be used in conjunction with the complementary output drivers and internal diodes included on-chip to create a charge pump or voltage tripler. The circuit boosts V_{CC} by utilizing capacitors




Figure 5. MOSFET soft start diagram.




Figure 6. Charge pump block diagram.

APPLICATION INFORMATION (cont.)

CP1, CP2 and C_{PUMP} in such a way that the voltage at V_{PUMP} approximately equals $(3 \cdot V_{CC}) - (5 \cdot V_{DIODE})$, almost tripling the input supply voltage to the chip.

On each complete cycle, CP1 is charged to approximately $V_{CC} - V_{DIODE}$ (unless V_{CC} is greater than 15V causing internal clamping to limit this charging voltage to about 13V) when the output Q of the toggle flip flop is low. When \bar{Q} is transitioned low (and Q correspondingly is brought high), the negative side of CP2 is pulled to ground, and CP1 charges CP2 up to about $(2 \cdot V_{CC} - 3 \cdot V_{DIODE})$. When \bar{Q} is toggled high, the negative side of CP2 is brought to $(V_{CC} - V_{DIODE})$. Since the voltage across a capacitor cannot change instantaneously with time, the positive side of the capacitor swings up to $(3 \cdot V_{CC} - 4 \cdot V_{DIODE})$. This charges C_{PUMP} up to $(3 \cdot V_{CC} - 5 \cdot V_{DIODE})$.

The maximum output voltage of the linear amplifier is actually less than this because of the ability of the amplifier to swing to within approximately 1V of V_{PUMP} . Due to inefficiencies of the charge pump, the UC3914 may not have sufficient gate drive to fully enhance a standard power MOSFET when operating at input voltages below 7V. Logic Level MOSFETs could be used depending on the application but are limited by their lower current capability. For applications requiring operation below 7V there are two ways to increase the charge pump output voltage. Figure 7 shows the typical tripler of figure 6 en-

hanced with three external schottky diodes. Placing the schottky diodes in parallel with the internal charge pump diodes decreases the voltage drop across each diode thereby increasing the overall efficiency and output voltage of the charge pump.

Figure 8 shows a way to use the existing drivers with external diodes (or Schottky diodes for even higher pump voltages but with additional cost) and capacitors to make a voltage quadrupler. The additional charge pump stage will provide a sufficient pump voltage ($V_{PUMP} = 4 \cdot V_{CC} - 7 \cdot V_{DIODE}$) to generate the maximum V_{GS} . Operation is similar to the case described above. This additional circuitry is not necessary for higher input voltages because the UC3914 has internal clamping which only allows V_{PUMP} to be 10V greater than V_{OUTS} .

Input Voltage (VCC)	Internal Diodes (V _{GS})	External Schottky Diodes (V _{GS})	Quadrupler (V _{GS})
4.5	4.57	6.8	8.7
5	5.8	7.9	8.8
5.5	6.6	8.6	8.9
6	7.6	8.8	9
6.5	8.7	8.8	9
7	8.8	9	9
9	9.2	9.4	9.1
10	9.3	9.4	9.3

Table 1. UC3914 charge pump characteristics.

Table 1 characterizes the UC3914 charge pump in its standard configuration, with external schottky diodes, and configured as a voltage quadrupler. Please note: The voltage quadrupler is unnecessary for input voltages above 7.0V due the internal clamping action.

ICC Specification

The ICC operating measurement is actually a mathematical calculation. The charge pump voltage is constantly being monitored with respect to both V_{CC} and V_{OUTS} to determine whether the pump requires servicing. If there is insufficient voltage on this pin, the charge pump drivers are alternately switched to raise the voltage of the pump (see Fig. 9). Once the voltage on the pump is high enough, the drivers and other charge pump related circuitry are shutdown to conserve current. The pump voltage will decay due to internal loading until it reaches a low enough level to turn the drivers back on. The chip requires significantly different amounts of current during these two modes of operation and the following mathematical calculation is used to figure out the average current:




Figure 7. Charge pump block diagram.

APPLICATION INFORMATION (cont.)

$$I_{CC} = \frac{I_{CC_{DRIVERS(on)}} \cdot T_{ON} + I_{CC_{DRIVERS(off)}} \cdot T_{OFF}}{T_{ON} + T_{OFF}}$$

Since the charge pump does not always require servicing, the user may think that the charge pump frequency is much less than the datasheet specification. This is not the case as the free-running frequency is guaranteed to be within the datasheet limits. The charge pump servicing frequency can make it appear as though the drivers are operating at a much lower frequency.




Figure 8. Low voltage operation to produce higher pump voltage




Figure 9. Charge pump waveforms.

SAFETY RECOMMENDATIONS

Although the UC3914 is designed to provide system protection for all fault conditions, all integrated circuits can ultimately fail short. For this reason, if the UC3914 is intended for use in safety critical applications where UL or some other safety rating is required, a redundant safety

device such as a fuse should be placed in series with the device. The UC3914 will prevent the fuse from blowing in virtually all fault conditions, increasing system reliability and reducing maintenance cost, in addition to providing the hot swap benefits of the device.

APPLICATION INFORMATION (cont.)




Figure 10. Typical application.




UNITRODE

Mechanical Drawings

[Back to Packaging Index](#)


18-PIN PLASTIC DIP ~ N PACKAGE SUFFIX


DIMENSIONS					
	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	.245	.260	6.22	6.60	1
B	.890	.920	22.61	23.39	1
C	-	.210	-	5.33	
C1	.125	.150	3.18	3.81	
C2	.015	.055	0.38	1.40	2
D	.300	.325	7.62	8.26	3
E	.100 BSC		2.54 BSC		4
F	.014	.022	0.35	0.56	
F1	.045	.070	1.14	1.78	
F2	.008	.014	0.20	0.35	
G	.300	.400	7.62	10.16	5
H	.005	-	0.13	-	
L	.115	.160	2.92	4.06	



NOTES:

1. 'A' AND 'B' DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 IN. PER SIDE.
2. 'C2' SHALL BE MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
3. 'D' SHALL BE MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO THE BASE PLANE.
4. THE BASIC LEAD SPACING IS 0.100 IN. BETWEEN CENTERLINES. EACH LEAD CENTERLINE SHALL BE LOCATED WITHIN ± 0.010 IN. OF ITS EXACT TRUE POSITION.
5. 'G' SHALL BE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
6. CONTROLLING DIMENSION: INCHES. MILLIMETERS SHOWN FOR REFERENCE ONLY.

**UNITRODE**




Mechanical Drawings

[Back to Packaging Index](#)

18-PIN SOIC SURFACE MOUNT~ DW PACKAGE SUFFIX

DIMENSIONS				
	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.394	.419	10.00	10.64
A1	.292	.299	7.42	7.59
B	.453	.462	11.51	11.73
C	.097	.104	2.46	2.64
C1	.004	.011	0.10	0.28
E	.050 BSC		1.27 BSC	
F	.014	.019	0.36	0.48
G	.009	.012	0.23	0.30
H	.018	.035	0.46	0.89
θ	0°	8°	0°	8°



NOTES:

- 1

'A1' AND 'B' DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 IN. PER SIDE.
- 2

LEADS SHALL BE COPLANAR WITHIN 0.004 IN. AT THE SEATING PLANE.
- 3

THE BASIC LEAD SPACING IS 0.050 IN. BETWEEN CENTERLINES. EACH LEAD CENTERLINE SHALL BE LOCATED WITHIN ±0.004 IN. OF ITS EXACT TRUE POSITION.
- 4

CONTROLLING DIMENSION: INCHES. MILLIMETERS SHOWN FOR REFERENCE ONLY.
- 5

DIMENSION 'F' DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED "F" MAXIMUM BY MORE THAN 0.003 IN. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 6

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.004 IN. AND 0.010 IN. FROM THE LEAD TIP.
- 7

'C1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY (BASE PLANE).




Mechanical Drawings

[Back to Packaging Index](#)

18-PIN CERAMIC DIP ~ J PACKAGE SUFFIX

DIMENSIONS					
	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.290	0.320	7.37	8.13	7
A1	0.220	0.310	5.59	7.87	4
B	-	0.960	-	24.38	4
C	-	0.200	-	5.08	
D	0.015	0.060	0.38	1.52	3
E	0.014	0.026	0.36	0.66	8
E1	0.045	0.065	1.14	1.65	2
F	0.008	0.018	0.20	0.46	8
G	0.100 BSC		2.54 BSC		5
H	0.005	-	0.13	-	6
J	0.125	0.200	3.18	5.08	
α	0°	15°	0°	15°	



NOTES:

1. INDEX AREA: A NOTCH OR A PIN ONE IDENTIFICATION MARK SHALL BE LOCATED ADJACENT TO PIN ONE. THE MANUFACTURER'S IDENTIFICATION SHALL NOT BE USED AS A PIN ONE IDENTIFICATION MARK.
2. THE MINIMUM LIMIT FOR DIMENSION 'E1' MAY BE 0.023 (0.58mm) FOR LEADS NUMBER 1, 9, 10 AND 18 ONLY.
3. DIMENSION 'D' SHALL BE MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
4. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVERRUN.
5. THE BASIC PIN SPACING IS 0.100 (2.54mm) BETWEEN CENTERLINES. EACH PIN CENTERLINE SHALL BE LOCATED WITHIN ±0.010 (0.25mm) OF ITS EXACT TRUE POSITION.
6. APPLIES TO ALL FOUR CORNERS (LEADS NUMBER 1, 9, 10 AND 18).
7. DIMENSION 'A' SHALL BE MEASURED AT THE CENTERLINE OF THE LEADS WHEN $\alpha = 0^\circ$.
8. THE MAXIMUM LIMITS OF DIMENSIONS 'E' AND 'F' SHALL BE MEASURED AT THE CENTER OF THE FLAT WHEN SOLDER DIP IS APPLIED.