UCN-5890A/B AND UCN-5891A/B BIMOS II 8-BIT, SERIAL-INPUT, LATCHED SOURCE DRIVERS

FEATURES


- 50 V or 80 V Source Outputs
- Output Current to 500 mA
- Output Transient-Suppression Diodes
- 3.3 MHz Minimum Data-Input Rate
- Low-Power CMOS Logic and Latches

PRIMARILY DESIGNED for use with thermal or electromagnetic printers, the UCN-5890A/B and UCN-5891A/B BiMOS II serial-input, latched drivers combine an 8-bit CMOS register, associated latches, and control circuitry (strobe and output enable) with Darlington sourcing outputs. They may also be used with relays or multiplexed LED displays within their output limitation of -500 mA per driver.


Suffix "A" devices are supplied in a standard 16pin dual in-line plastic package. Complementary, 8bit serial-input latched sink drivers are in Series UCN-5820A, described in Engineering Bulletin 26185.12. Suffix "B" devices are furnished in a 22pin dual in-line package with heat-sink contact tabs that allows increased package power dissipation.

Electrical ratings for the four devices are identical except for allowable load voltage ratings. UCN-5890A and UCN-5890B are rated for operation with supply voltages of 20 V to 80 V and a minimum output sustaining voltage of 50 V. For applications using supply voltages of 20 V to 50 V (35 V sustaining), lower-cost UCN-5890A-2 and UCN-5890B-2 are recommended. The UCN-5891A and UCN-5891B are optimized for operation with supply voltages of 5 V to 50 V (35 V sustaining). A similar driver (featuring reduced output-saturation voltage), the UCN-5895A, is described in Engineering Bulletin 26182.14.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V supply, they will typically operate above 5 MHz. At 12 V, significantly higher speeds are obtained.



UCN-5890A UCN-5891A



UCN-5890B UCN-5891B

The CMOS inputs provide for minimum loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.

All devices are rated for continuous operation over the temperature range of -20°C to $+85^{\circ}\text{C}$. Because of limitations on package power dissipation, the simultaneous operation of all output drivers may require a reduction in duty cycle.

ABSOLUTE MAXIMUM RATINGS at $T_A == +25$ °C


Output Voltage, V _{OUT} (UCN-5890A/B) 80 V
(UCN-5890A/B-2) 50 V
(UCN-589 LA/B) 50 V
Logic Supply Voltage Range, V ₁₀
Driver Supply Voltage Range, V ₃₈
(UCN-5890A/B) 20 V to 80 V
(UCN-5890A/B-2) 20 V to 50 V
(UCN-5891A/B) 5.0 to 50 V
Input Voltage Range, V_{IN} -0.3 V to V_{DD} + 0.3 V
Continuous Output Current, I ₀₀
Allowable Package Power Dissipation, Pp See Graph
Operating Temperature Range, $T_A = -20^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range, T -55° C to $+125^{\circ}$ C

Caution: Sprague Electric CMOS devices have input static protection, out are susceptible to damage when exposed to extremely high static electrical charges.

A)	Max. Allowable Duty Cycle at T _A of						
Number of Outputs ON at	50°C	60° C	70°C	50°C	60°C	70°C	
$I_{0 \cup T} = -200 \text{ mA}$	Package "A"			Package "B"			
8	40%	34%	28%	53%	46%	39%	
7	45%	39%	33%	60%	52%	44%	
6	53%	46%	39%	70%	61%	51%	
5	63%	55%	46%	84%	73%	62%	
4	79%	68%	58%	100%	91%	77%	
3	100%	91%	77%	100%	100%	100%	
2	100%	100%	100%	100%	100%	100%	
1	100%	100%	100%	100%	100%	100%	


Also see Allowable Output Current graphs

ALLOWABLE AVERAGE POWER DISSIPATION AS A FUNCTION OF TEMPERATURE




Owg. No. A-12,645

FUNCTIONAL BLOCK DIAGRAM




Dwg. No. A-12,654

TYPICAL INPUT CIRCUIT



TYPICAL OUTPUT DRIVER




Uwq. No.A-12,648

ELECTRICAL CHARACTERISTICS at T $_{\rm A}=+25^{\circ}$ C, V $_{\rm BB}=80$ V (UCN-5890A/B) or 50 V (UCN-5890A/B-2 & UCN-5891A/B), V $_{\rm DD}=5$ V to 12 V (unless otherwise noted)

					Limits	
Characteristic	Symbol	V _{es}	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CE} .	Max.	$T_A = +25^{\circ}C$		- 50	μΑ
			$T_A = +70^{\circ}C$		-100	μΑ
Output Saturation Voltage	V _{CL(SAT)}	50 V	$I_{OUT} = -100 \text{ mA}$		1.8	٧
			$I_{OUT} = -225 \text{ mA}$		1.9	V
			$I_{\text{out}} = -350 \text{ mA}$	_	2.0	٧
Output Sustaining Voltage	V _{CI (sus)}	Max.	$I_{\rm out} = -350$ mA, $L=2$ mH, UCN-5890A/B-2 & UCN-5891A/B	35	_	٧
			$I_{\rm out} = -350$ mA, L $= 2$ mH, UCN-5890A & UCN-5890B only	50	_	٧
Input Voltage	V _{IN 1)}	50 V	$V_{DD} = 5.0 \text{ V}$	3.5	5.3	٧
			$V_{DD} = 12 \text{ V}$	10.5	12.3	٧
	V _{IN (I)}	50 V	$V_{DD} = 5 \text{ V to } 12 \text{ V}$	- 0.3	+ 0.8	٧
Input Current	I _(NC:)	50 V	$V_{DD} = V_{IN} = 5.0 \text{ V}$		50	μΑ
			$V_{DD} = V_{IN} = 12 V$		240	μΑ
Input Impedance	Z _{IN}	50 V	$V_{DD} = 5.0 \text{ V}$	100		kΩ
			$V_{DD} = 12 V$	50		kΩ
Clock Frequency	f_{ϵ}	50 V		3.3		MHz
Serial Data Output	R _{o it}	50 V	$V_{DD} = 5.0 \text{ V}$	_	20	kΩ
Resistance			$V_{DD} = 12 V$		6.0	kΩ
Turn-ON Delay	t _{PL}	50 V	Output Enable to Output, $I_{ m OUT}=~-350~{ m mA}$		2.0	μς
Turn-OFF Delay	t _{PH}	50 V	Output Enable to Output, $I_{out} = -350 \text{ mA}$	_	10	μς
Supply Current	I _{BB}	50 V	All outputs ON, All outputs open		10	mA
		L	All outputs OFF	_	200	μΑ
	I _{DD}	50 V	$V_{00} = 5 V$, All outputs OFF, Inputs $= 0 V$		100	μΑ
			$ m V_{DD} = 12$ V, All outputs OFF, Inputs $= 0$ V		200	μΑ
			$V_{DD}=5$ V, One output ON, All inputs $=0$ V	_	1.0	mA
			$ m V_{DD} = 12$ V, One output ON, All inputs $= 0$ V	_	3.0	mA
Diode Leakage Current	I _R	Max.	$T_A = +25^{\circ}C$		50	μΑ
			$T_A = +70$ °C		100	μΑ
Diode Forward Voltage	V _F	Open	$I_F = 350 \mathrm{mA}$	_	2.0	٧

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

4-79



TIMING CONDITIONS

 $(V_{nn} = 5.0 \text{ V}, \text{ Logic Levels are } V_{nn} \text{ and Ground})$

A.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	. 75 ns
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	. 75 ns
C.	Minimum Data Pulse Width	150 ns
D	Minimum Clock Pulse Width	150 ns
F	Minimum Time Between Clock Activation and Strobe	300 ns
F	Minimum Strobe Pulse Width	100 ns
	Typical Time Between Strobe Activation and Output Transition	

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will con-

tinue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TRUTH TABLE

Serial		Shift Register Contents	Serial		Latch Contents		Output Contents
Data Input	Clock Input	l ₁ l ₂ l ₃ l _{N 1} l _N	Data Output	Strobe Input	I ₁ I ₂ I ₃ I _{N-1} I _N	Output Enable	l ₁ l ₂ l ₃ l _{N i} l _N
Н		$H R_1 R_2 R_{N-2} R_{N-1}$	R _{N-1}				
L		$L = R_1 = R_2 = \dots = R_{N-2} R_{N-1}$	R_{N-1}				
Х	ユ	$R_1 R_2 R_3 \dots R_{N-1} R_N$	R _N				
		x x xx x	X	L	$R_1 R_2 R_3 \dots R_{N-1} R_N$		
		P_1 P_2 P_3 P_{N-1} P_N	P _N	Н	P_1 P_2 P_3 P_{N-1} P_N	L	P_1 P_2 P_3 P_{N-1} P_N
					X X XX X	Н	LLLL L

L = Low Logic Level

H = High Logic Level


X = Irrelevant

P = Present State


R = Previous State

ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE at +25°C Free-Air Temperature

UCN-5°°0A AND UCN-5891A




UCN-5890B AND UCN-5891B



TYPICAL APPLICATIONS

SOLENOID OR RELAY DRIVER



MULTIPLEXED INCANDESCENT LAMP DRIVER

