



**MATRA**  
DESIGN SEMICONDUCTOR

## preliminary data sheet

T-42-11-09  
**UNIVERSAL  
LOGIC CIRCUIT  
(ULC)<sup>(tm)</sup>  
DEVICES**

September 1991

### FEATURES

- Mask Programmed pin- and function-compatible replacements for field-programmable PAL<sup>(tm)</sup>, GAL<sup>(tm)</sup>, FPGA devices and other PLDs
- Turnkey conversion to ULC devices
- 25-50% cost-reduction with ULC devices compared to field-programmable devices
  - Highly compacted dice due to efficient architecture and sub-micron technology
- PAL & GAL speeds supported
  - 7.5, 10 and 15 ns
- Quality improvement
  - Each ULC device tested for functional, DC and AC specifications
- Target PPM level of 250 compared to 5,000-10,000 PPM for one-time field-programmable devices
- Reduces power consumption by 90-95% of bipolar devices and 85-90% of CMOS devices
  - ULC device power consumption approximately 5-15mA
- Simpler manufacturing
  - Eliminates need for in-house programming, testing or labeling
  - Reduces manufacturing costs and leadtime

### 1. OVERVIEW

Programmable logic is an excellent tool for design development. In production, where cost, quality, power consumption, and programming overhead are important considerations, Matra Design Semiconductor (MDS) offers ULC<sup>(tm)</sup> devices as a preferable alternative to PAL<sup>(R)</sup> devices, GAL<sup>(R)</sup> devices, FPGAs and other PLDs.

ULC (Universal Logic Circuit) devices are factory-customized circuits that implement pin- and function-programmable logic devices. MDS has configured computer-aided tools around a proprietary

design flow which enable ULC conversions to be completed on a turnkey basis in most cases. Replacements for PAL, GAL and simple PLD devices are implemented without requiring any customer engineering involvement. For large PLDs, some assistance from the system designer is needed for thorough design verification.

A representative list of devices supported by MDS is shown in Section 2. This list is not exhaustive. Additional devices not shown in this list are also supported. Among PAL and GAL devices, MDS focuses on 7.5, 10 and 15ns devices.

F-42-11-09

**Disclaimer**

This specification is subject to change without notice. Matra Design Semiconductor (MDS) assumes no responsibility for any errors contained herein.

Copyright 1989 by Matra Design Semiconductor (MDS). All rights reserved.

No part of this document may be reproduced, translated or transmitted in any form without prior explicit written permission from MDS.

ABEL<sup>™</sup> is a trademark of Data I/O Corporation. GAL<sup>™</sup> is a registered trademark of Lattice Semiconductor Corporation.  
PAL<sup>™</sup> is a registered trademark of AMD Corporation. ULC<sup>™</sup> is a trademark of MDS.

*F-42-11-09***TABLE OF CONTENTS**

	Page
<b>1. OVERVIEW AND TECHNOLOGY</b>	<b>1</b>
<b>2. FIELD PROGRAMMABLE DEVICES SUPPORT</b>	<b>4</b>
2.1 Architecture	4
<b>3. BENEFITS OF ULC DEVICES</b>	<b>6</b>
3.1 Cost Reduction	6
3.2 Quality Improvement	6
3.3 Power Consumption Reduction	6
3.4 Simpler Manufacturing	6
<b>4. ELECTRICAL SPECIFICATIONS</b>	<b>7</b>
4.1 Packaging	7
4.2 Maximum Ratings	7
4.3 Operating Limits	7
4.4 AC Timing	8
4.5 Power Consumption	8
<b>5. DESIGN FLOW AND TESTING</b>	<b>9</b>
5.1 Boolean Equation Conversion	10
5.2 Test Program Generation and Verification	10
5.3 ULC Device Generation	10
5.4 Testing of ULC Devices	10
<b>6. PACKAGES</b>	<b>10</b>
6.1 20/24-Lead Plastics DIP/Skinny DIP Package Diagrams	11
6.2 20/28-Lead PLCC Package Diagrams	13
<b>7. ORDERING INFORMATION</b>	<b>16</b>
7.1 Part Numbers	16
7.2 Leadtimes	16
7.3 How to Order	16
<b>8. MARKING INFORMATION</b>	<b>17</b>
8.1 20/24 Pin PDIP	17
8.2 24 Pin Skinny Dip	17
8.3 20 Pin PLCC	17
8.4 28 Pin PLCC	17

T-42-11-09

## 1. TECHNOLOGY

MDS uses advanced sub-micron CMOS technology in its ULC devices. The n-transistor channel lengths are sized at 0.8-microns (drawn). This technology offers toggle rates in excess of 200 MHz and system clock rates in excess of 125 MHz. The technology is also

designed for cost-effective volume production, and thus offers state-of-the-art performance combined with highly predictable and cost-effective manufacturability. ULC devices using this technology have been in production since late 1988.

## 2. FIELD PROGRAMMABLE DEVICES SUPPORTED

### 2.1 Architectures

The device listed in Table 1 are representative of PAL/PLD devices that can be replaced with ULC devices. This list is not exhaustive. For a device not included in this list, please check

with an MDS salesperson. Among various PLDs supported, nearly all 20-, 24- and 28-pin devices are converted automatically without any customer involvement. Many larger PLDs are also converted automatically.

T-42-11-09

Table 1: Summary List of ULC Devices

ULC 20 Devices	ULC 24 Devices	ULC 28 Devices	ULC 68 Devices
GAL16V8 PAL16P8 PAL18P8 PAL16L8 PAL10L8 PAL12L6 PAL14L4 PAL16L2 PAL16RP8 PALRP6 PAL16RP4 PAL16R8 PAL16R6 PAL16R4 PLS151 PLC153 PLS153 PLHS153 PLUS153 PLS155 PLS157 PLS159 EP310 EP320 EP330 EPM5016 85C220 5C032 PEEL18CV8	GAL20V8 PAL22V10 PAL22RX8 PAL20RS10 PAL20RS8 PAL20RS4 PAL20X10 PAL20X8 PAL20X4 PAL20RP10 PAL20RP8 PAL20RP6 PAL20RP4 PAL20R8 PAL20R6 PAL20R4 PLS161 PLS162 PLS163 PLS167 PLS168 PLS173 PLS 179 PLS473 PLHS473 PLUS173 EP610 EP630 ATV750 85C060 5C060 SAC312 PEEL22CV10	85C508 PAL22V10 85C509 85C960 PLS100 PLS101 PLS103 PLS105 PLUS405 EPM5032  <b>ULC 40 Devices</b>  5C090 5AC324 PAL32R16 EP900 EP910 EP1200 ATV2500 85C090  <b>ULC 44 Devices</b>  EPM5064 5AC324 85C090 ACT1010 ACT1020 MACH110 MACH210  <b>ULC 52 Devices</b>  PLHS501	PLHS502 PLHS601 EPM5128 EP1830 EP1810 ACT1010 ACT1020 XC2064 XC2018 XC3020 XC3030 XC3042 MACH120 MACH220 5C180  <b>ULC 84 Devices</b>  ACT1010 ACT1020 EPM5192 MACH130 MACH230 XC2018 XC3064 XC3090 XC4005  <b>ULC 100 Devices</b>  EPM5130 XC3020 XC3030 XC3042 ACT1225

T-42-11-09

### 3. BENEFITS OF ULC DEVICES

#### 3.1 Cost Reduction

With highly compacted dice, a high-yielding manufacturing technology, and sub-micron feature sizes, ULC devices use significantly less silicon per gate than field-programmable devices. The resulting cost-reduction, including mask and prototype costs, ranges between 25% for slower (15ns) PAL devices to 50% and even higher for higher-speed (10/7.5ns) PAL devices and larger PLDs.

#### 3.2 Quality Improvement

One-time field-programmable devices are tested only partially by the manufacturer since complete verification requires programming. As a result, one-time field-programmable devices exhibit high ppm defect levels in the range of 5,000-10,000 ppm.

MDS ULC devices are built to meet 250 ppm levels. They are 100% tested at the wafer and package levels at the factory. See section 5.4 on 'Testing'.

Further, most field-programmable devices are typically tested after programming only for correct programming (fuse map verification), which does not necessarily guarantee correct operation. Any functional testing performed is typically basic due to (i) the limited testing capability of the programming environments, and (ii) the limited number of test patterns typically generated to perform the tests. Limited testing of the nature described above makes boards manufactured with these devices susceptible to failure at final test. This reduces manufacturing yield of the board or system, and raises product cost, or requires extra time, money, labor and materials for rework. This also reduces manufacturing throughput.

MDS ULC devices are tested with extensive tests generated by automatic test vector generation software. (See section 5 for design flow.) The software develops patterns to achieve a high degree of test coverage, or in other words,

ensures that the circuit is substantially exercised in the testing process. Coupled with the fact that each device is tested at least twice before leaving the MDS factory, this reduces failure rates to less than 1 in 10,000 (100 ppm).

This difference is significant to systems manufacturers for improving system yields, manufacturing cost and manufacturing throughput factors that are especially important in volume markets.

#### 3.3 Power Consumption Reduction

The power consumption for bipolar PAL devices is rated around 150-200mA, and for CMOS PAL/GAL devices around 75-100mA. ULC power consumption, although a strong function of device clock rates, typically lies between 5-15mA. This cuts power by a factor of 10-15 compared to bipolar field-programmable devices, and by a factor of 5-10 compared to CMOS field-programmable devices. Further, this is accomplished without putting the device in a standby mode, and thus without the latencies and extra logic associated with standby operation.

#### 3.4 Simpler Manufacturing

Elimination of need for in-house programming, testing and labeling, reduces cost by an additional 20-25%. Elimination of sockets in environments where the field-programmed devices are not tested prior to placement on the board, can save another 5-10%.

T-42-11-09

**4. ELECTRICAL SPECIFICATIONS****4.1 Maximum Ratings**

$V_{DD}$ level with reference to $V_{SS}$	-0.5 to +6.5V
Minimum voltage on any other pin	-0.5V
Maximum voltage on any other pin	$V_{DD} + 0.5V$
Storage temperature	-65°C to +125°C
Static discharge voltage (per Mil Std 883 Method 3015)	>2000V

**4.2 Operating Limits** ( $T_{CASE} = 0^{\circ}$  to  $70^{\circ}C$ ,  $V_{DD} = 5V \pm 5\%$ )**4.3 D.C. Characteristics**

Parameter	Description	Min	Max	Unit	Test Conditions
$V_{OH}$	Output HIGH Voltage	2.4		V	$I_{OH} = -12mA$
$V_{OL}$	Output LOW Voltage		0.5	V	$I_{OL} = 24mA$
$V_{IH}$	Input HIGH Voltage	2.0		V	
$V_{IL}$	Input LOW Voltage		0.8	V	
$I_{IX}$	Input Leakage Current	-10	+10	$\mu A$	$V_{SS} < V_{IN} < V_{DD}$
$I_{OZ}$	Output Leakage Current	-40	+40	$\mu A$	$V_{SS} < V_{OUT} < V_{DD}$
$I_{CSB}$	Standby Current		8-20 <sup>1</sup>	mA	$V_{DD} = 5.25V$ ; $V_{IN} = GND$ ; Outputs open
$I_{DD}$	Power Supply Current		See Section 4.5	mA	$V_{DD} = 5.25V$ ; $V_{IN} = GND$ ; Outputs Open; $F_{op} = 1MHz$ (Note) $V_{DD} = 5.0V$ ; $V_{SN} = 2.0V$
$C_{IN}$	Input		5	pF	
$C_{OUT}$	Output		4	pF	$V_{OUT} = 2.0V$

Note: Measure at  $F_{op} = 1 MHz$ 

(1) This parameter is device and pin count dependent.

T-42-11-09

#### 4.4 AC Characteristics

All A C parameters are guaranteed to be equal to or better than field-programmable devices being replaced.

ULC 20 / 16XX					
	-25	-15	-10	-7	-5
$t_{pd}$	25	15	10	7/7.5 <sup>1</sup>	
$t_{co}$	15	12	8	6.5	
$t_{su}$	25	15	10	7	
$t_{en}$	25	15	10	10	
$t_{dis}$	25	15	10	10	

ULC 24 / 20XX					
	-25	-15	-10	-7	-5
$t_{pd}$	25	15	10	7/7.5 <sup>1</sup>	
$t_{co}$	15	12	8	6.5	
$t_{su}$	25	15	10	7	
$t_{en}$	25	15	10	10	
$t_{dis}$	25	15	10	10	

ULC 24 / 22XX					
	-25	-15	-10	-7	
$t_{pd}$	25	15	10	7.5	
$t_{co}$	15	10	7	6	
$t_{su}$	15	12	10	3	
$t_{en}$	25	15	10	7.5	
$t_{dis}$	25	15	10	7.5	

##### Notes:

- 1) 7.0 ns with one output switching, 7.5 ns with more than 1 output switches.
- 2) Setup, enable and disable times are not 100% tested but are guaranteed by design and from characterization data.

$t_{pd}$  = Input or Feedback to Combinational Output

$t_{co}$  = Clock to Output

$t_{su}$  = Setup time from Input or Feedback to Clock

$t_{en}$  = Input to Output Enable

$t_{dis}$  = Input to Output disable

#### 4.5 Static and Dynamic Power Consumption for CMOS ULC

##### Assumptions :

- a. Static power dissipation due to the internal backbias generator pump can be considered negligible (typically around  $2\text{mA} \cdot 5\text{V} = 10\text{mW}$ )
- b. The output buffers are driving TTL logic, i.e. sinking 24 mA and sourcing a few hundred  $\mu\text{A}$ .

There are 3 main factors to consider:

1. Static power dissipation in I/O buffers ( $24\text{mA}$  across  $V_{OL} = 0.4\text{V}$ ):

$$P_1 (\text{in mW}) = 24\text{mA} \cdot 0.4\text{V} \cdot N_o = 9.6 \cdot N_o$$

where:  $N_o$  = Number of  $24\text{mA}$  outputs

Example: With twelve  $24\text{mA}$  outputs, we get:  $P_1 = 9.6 \cdot 12 = 115.2\text{mW}$

2. Dynamic power dissipation for the internal gates ( $5\mu\text{A}/\text{MHz}/\text{Gate}$ ):

$$P_2 (\text{in mW}) = 5\text{V} \cdot 0.005\text{mA} \cdot N_i \cdot F_i = 0.025 \cdot N_i \cdot F_i$$

where:  $N_i$  = average number of internal gates toggling

$F_i$  = Clocking frequency of internal logic in MHz

Note: A usual rule of thumb is to assume that 1/2 of the used gates are toggling at the same time.

Example: With 100 used gates and 40 MHz internal clock,

we get:  $P_2 = 0.025 \cdot 50 \cdot 40 = 50\text{mW}$

3. Dynamic power dissipation for  $24\text{mA}$  output switching ( $0.02\text{mA}/\text{MHz}/\text{Output}/\text{pf}$ ):

$$P_3 (\text{in mW}) = 5\text{V} \cdot N_{os} \cdot F_{os} \cdot (0.02 \cdot C) = 0.1 \cdot N_{os} \cdot F_{os} \cdot C$$

where:  $N_{os}$  = number of outputs switching simultaneously

$F_{os}$  = Output clocking frequency in MHz

$C$  = Output load capacitance in pF

Example: With 8 outputs switching simultaneously at 20 MHz and loaded with 50 pF

we get:  $P3 = 0.1 \cdot 8 \cdot 20 \cdot 50 = 800 \text{ mW}$

Global Formula:

With:

$N_i$  = number of internal toggling gates  
(usual rule of thumb is  $\frac{1}{2}$  of total used gates)

$F_i$  = Clocking frequency in MHz for the internal logic

$N_o$  = Number of 24mA Outputs

$N_s$  = Number of output switching simultaneously

$F_o$  = Clocking frequency for the output switching simultaneously

$C$  = Output load capacitance in pf ( $C \geq 50 \text{ pF}$ )

we get:

$W_{cp} \text{ (in mW)} = P_1 + P_2 + P_3$

$= (10 \cdot N_o) + (0.025 \cdot N_i \cdot F_i) + (0.1 \cdot N_s \cdot F_o \cdot C)$

Note:  $W_{cp}$  = Worst case power

## 5. DESIGN FLOW

MDS uses ABEL<sup>(tm)</sup> PLD design language as its preferred input format. Most other PLD design

languages are also supported. MDS uses proprietary software to perform logic reduction and




Figure 5-1: Automatic PAL/GAL/FPLS/FPLA/PLD Device Replacement Flow (Patent Pending)

translation, and for functional and timing verification of the translated database. The verified final database is used to generate the factory-programmed parts and the test programs for manufacturing test. The logic translation and test generation are done automatically by MDS, eliminating the need for the customer to spend any engineering effort in most cases. This reduces the customer effort needed for the conversion to the same as that needed for working with the local programming and test service bureau, distributor, or in-house production programming organization. At the same time, the cost, quality, and power consumption of ULC devices is superior to the field-programmed alternatives.

Figure 5-1 on previous page shows the steps executed in the conversion process. The steps are described in further detail.

### 5.1 Boolean Equation Conversion

ABEL-format equations are converted to the programming database using automatic conversion software.

### 5.2 Test Program Generation and Verification

The converted database is used to generate the

test vectors. These test vectors are verified for correctness by running them against one or two programmed samples of the field-programmed device. This process also indirectly verifies the correctness of the conversion.

### 5.3 Programmed Device Generation

With the converted design verified, MDS processes the programming data to build the factory-programmed devices.

### 5.4 Testing of ULC devices

Each ULC device is fully tested, before being shipped to a customer. These tests consist of functional, DC and AC parametric tests, and are performed on each device after packaging. Automatic test Vector generation (ATVG) tools are used to generate the functional test in order to ensure very high fault coverage within the device. Re-testing, consisting of functional, DC and AC parametric tests, is also done for quality assurance on a lot sampling basis. See Fig 5-2.




Figure 5-2: Flow diagram for testing customized ULC devices

## 6. Packages


MDS provides the ULC devices in packages compatible and equivalent to those used for the field-programmable devices. This includes

plastic DIPs, skinny DIPs, PLCCs and quad flatpacks.


## 6.1 20/24-Lead Plastics DIP/Skinny DIP Package Diagrams

T-412-11-09


## Top View



## Front View



## End View



T-42-11-09

## 6.1 20/24-Lead Plastics DIP/Skinny DIP Package Diagrams (Continued)


Sym	20-Lead Plastic-DIP		24-Lead Skinny Dip	
	Inches		Inches	
	Min	Max	Min	Max
A	0.145	0.155	----	0.200
A <sub>1</sub>	0.020	----	----	----
B	0.018	0.020	0.014	0.023
B <sub>1</sub>	0.058	0.082	0.038	0.065
C	0.008	0.012	0.008	0.015
D	1.028	1.032	----	1.280
E	0.298	0.302	0.220	0.310
E <sub>1</sub>	0.248	0.252	0.290	0.320
E <sub>2</sub>	0.335	0.355	----	----
e <sub>1</sub>	-----	-----	0.100	
a <sub>1</sub>	0.100 REF.		----	----
$\alpha$	0°	16°	0°	15°
N	20		----	----
O	0.035 REF.		----	----
Q	----	----	0.015	0.060
Q <sub>1</sub>	0.059	0.061	----	----
Q <sub>2</sub>	0.128	0.132	----	----
S	0.063	0.067	----	0.098
L	0.128	0.132	0.125	0.200





T-42-11-09

## 6.2 20/28-Lead PLCC Package Diagrams (Continued)

Front View



DETAIL A



T-42-11-09

## 6.2 20/28-Lead PLCC Package Diagrams (Continued)

Symbol	20-Lead PLCC		28-Lead PLCC	
	Inches		Inches	
	Min	Max	Min	Max
A	0.385	0.395	0.485	0.495
B	0.300	0.320	0.452	0.456
C	0.300	0.320	0.452	0.456
D	0.385	0.395	0.485	0.495
E	0.168	0.172	0.170	0.180
F	0.168	0.172	0.100	-----
G	0.200 REF.		0.300 REF.	
I	0.068	0.072	0.070	0.072
J	0.058	0.062	0.070	0.072
K	0.143	0.147	0.148	0.152

T-42-11-09

## 7. ORDERING INFORMATION

### 7.1 Part Number

ULCXX /	XXXXXXXXXXXX
Mask- Programmed Universal Logic Circuit	Complete Part Number of Field-Programmable Device, including speed and temperature range (optional)

For an example, see figure 7-1 below.




Figure 7-1: Example part number for replacement of a 15ns 22V10



### 7.3 How to Order

To submit a code and place an order, contact your local MDS representative or MDS headquarters at 800-338-GATE.



T-42-11-09

## 8. MARKING INFORMATION



## 8.1 20/24 Pin PDIP



## 8.2 24 Pin Skinny Dip



## 8.3 20 Pin PLCC



## 8.4 28 Pin PLCC

