

# CA82C88

# MICROPROCESSOR BUS CONTROLLER

- Pin and functional compatibility with the industry standard 8288
- Supports 8086/88 and 80186/188 μPs
- Very high speed 8 and 5 MHz
- Low power CMOS implementation
- Bipolar drive capability
- TTL I/O compatibility
- 3-state command output drivers
- · Configurable for use with an I/O bus
- Facilitates interface to one or two multimaster buses

The CA82C88 Bus Controller is a 20-pin CMOS component which includes command control timing generation as well as a bipolar bus drive capability while optimizing system performance. A strapping option on the bus controller configures it for use with a multimaster system bus and separate I/O bus.

The CA82C88 is a fully static device, and is designed to be used in high speed, medium-to-large 8088/86 micro-processor systems. Its high performance makes it ideally suited for aerospace and defense applications, where its very low power consumption makes it useful in portable systems and systems with low power standby modes.




Figure 1: CA82C88 BLOCK DIAGRAM

Figure 2: PLCC and DIP PIN CONFIGURATIONS

Table 1: PIN DESCRIPTIONS

Symbol	Pin(s)		Туре	Name and Function			
-	PLCC	PDIP		·			
AEN .	6	6	1	Address Enable: ĀEN enables the CA82C88 command outputs at least t <sub>AELCV</sub> nanose (Table 4) after it becomes active (LOW). When ĀEN goes inactive, the command output drivers are immediately 3-stated. ĀEN does not affect the I/O command lines if the CA82C88 is in the I/O Bus mode (IOB tied HIGH).			
AIOWC	12	12	0	Advanced I/O Write Command: The AlOWC issues an I/O Write Command earlier in the machine cycle to give I/O devices an early indication of a write instruction. Its timing is the same as a read command signal. This signal is active LOW.			
ALE	5	5	0	address Latch Enable: This signal serves to strobe an address into the address. It is active HIGH and latching occurs on the falling (HIGH to LOW) transition. Intended for use with transparent D type latches.			
AMWC	8	8	0	Advanced Memory Write Command: This active LOW signal is used to issue memory write command earlier in the machine cycle to give memory devices an earlindication of a write instruction. Its timing is the same as a read command signal.			
CEN	15	15	ı	Command Enable: When LOW all CA82C88 command outputs, and the control output DEN and PDEN are forced to the inactive state. When HIGH, these outputs are enabled.			
CLK	2	2	ı	Clock: This clock signal from the CA82C84A clock generator is used to determine whe command and control signals are generated.			
DEN	16	16	0	Data Enable: This active HIGH signal enables data transceivers onto either the local system data bus.			
DT/R	4	4	0	Data Transmlt/Receive: This signal establishes the direction of data flow through transceivers. HIGH indicates Transmit (write to I/O or memory), LOW indicates Rec (Read).			
INTA	14	14	0	Interrupt Acknowledge: This active LOW signal tells an interrupting device that interrupt has been acknowledged and that it should drive vector information onto the dabus.			
IOB	1	1	1	Input/Output Bus Mode: When IOB is strapped HIGH the CA82C88 functions in the VO Bus mode. When strapped LOW, the CA82C88 functions in the System Bus mode. (Se sections on VO Bus and System Bus modes)			
IORC	13	13	0	VO Read Command: This active LOW signal instructs an VO device to drive its da onto the data bus.			
IOWC	11	11	0	I/O Write Command: This active LOW signal instructs an I/O device to read the data of the data bus.			
MCE/PDEN	17	17	0	MCE (IOB is tied LOW): Master Cascade Enable occurs during an interrupt sequence and serves to read a Cascade Address from a master PIC (Priority Interrupt Controller) on the data bus. The MCE signal is active HIGH.  PDEN (IOB is tied HIGH): Peripheral Data Enable enables the data bus transceiver for the IVO bus that DEN performs for the system bus. This signal is active LOW.			
MRDC	7	7	0	Memory Read Command: This active low signal instructs the memory to drive its do onto the data bus.			
MWTC	9	9	0	Memory Write Command: This active LOW signal instructs the memory to record to data present on the data bus.			
\$ <sub>0</sub> , \$ <sub>1</sub> , \$ <sub>2</sub>	19, 3, 18	19, 3, 18	l	Status Input Pins: These are status input pins from 8088/86/89 processors. T CA82C88 decodes these generate command and control signals at the appropriate tim These pins are HIGH when not in use. Active Bus Hold circuits hold these lines HIGH when other driving source is present.			
V <sub>DO</sub>	20	20		Power: 5V ± 10% DC Supply			
Vss	10	10	1	Ground: 0V			

#### **FUNCTIONAL DESCRIPTION**

#### Command and Control Logic

The CA82C88 decodes the status line signals  $(\overline{S_0}, \overline{S_1}, \overline{S_2})$  common to the 8086/88/89 processors to determine what command is to be issued, (Table 2).

Table 2: CA82C88 COMMANDS

S <sub>2</sub>	Sı	So	Processor State	8288 Command
0	0	0	Interrupt Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	IOWC, AIOWC
0	1	1	Halt	None
1	0	٥	Code Access	MRDC .
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

#### **Operating Modes**

The CA82C88 can be operated in one of two modes, I/O Bus Mode or System Bus Mode according to the system hardware configuration.

I/O Bus Mode: (IOB strapped HIGH) In the I/O Bus (IOB) mode the I/O command lines (IORC, IOWC, AIOWC, INTA) are always enabled (not dependent on AEN). When an I/O command is initiated by the processor, the CA82C88 immediately activates the command lines using PDEN and DT/R to control the I/O bus transceiver. Since no arbitration is present, the I/O command lines should not be used to control the system bus in this mode. This mode allows one CA82C88 to handle two external buses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a Bus Ready signal (AEN LOW) before proceeding. The IOB mode is aimed at applications where I/O or peripherals dedicated to one processor exist in a multi-processor system.

System Bus Mode: (IOB strapped LOW) In this mode no commands are issued until t<sub>AELCV</sub> ns (Table 4) after the AEN Line is activated (LOW). This mode assumes bus arbitration logic will inform the bus controller (on the AEN line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists, and both I/O and memory are shared by more than one processor.

#### Command Outputs

Advanced write commands prevent the processor from entering unnecessary wait states. They are available to initiate write procedures early in the machine cycle.

Table 3: COMMAND OUTPUTS

MRDC	Memory Read Command	
MWTC	Memory Write Command	
IORC	VO Read Command	
IOWC	VO Write Command	
AMWC	Advanced Memory Write Command	
Alowc	Advanced I/O Write Command	
INTA	Interrupt Acknowledge	

INTA (Interrupt Acknowledge) acts as an I/O read during an interrupt cycle. INTA informs an interrupting device that its interrupt is being acknowledged and that it should place service vector information on the data bus.

#### **Control Outputs**

CA82C88 control outputs include Data Enable (DEN), Data Transmit/Receive (DT/R) and Master Cascade Enable/Peripheral Data Enable (MCE/PDEN). DEN determines when the external bus should be enabled onto the local bus and DT/R determines the direction of data transfer. These two signals are usually connected to the transceiver *chip select* and *direction* pins.

MCE/PDEN alters its function with the operating mode. In the IOB mode, the PDEN signal serves as a dedicated data enable signal for the I/O or Peripheral System Bus.

In the System Bus Mode, MCE is used during interrupt acknowledge cycles. Two interrupt acknowledge cycles occur back to back during interrupt sequences, with no data or address transfers during the first cycle. Thus logic should be provided to mask off MCE. Just before the second cycle, MCE gates a master Priority Interrupt Controller's (PIC) cascade address onto the processor's local bus where ALE strobes it into the address latches. On the leading edge of the second interrupt cycle, the addressed slave PIC gates an interrupt vector onto the system data bus where it is read by the processor.

If the system contains only one PIC, MCE is *not used* and the second Interrupt Acknowledge signal gates the interrupt vector onto the processor bus.

# Address Latch Enable (ALE) and Halt

ALE occurs every machine cycle and strobes the current address into the address latches. ALE also strobes  $\overline{S_0}$ ,  $\overline{S_1}$ ,  $\overline{S_2}$  into a latch for half state decoding.

#### Command Enable (CEN)

CEN is a command qualifier for the CA82C88. If CEN is HIGH, the CA82C88 functions normally, and all command lines are held in their inactive state (not 3-state). This feature can be used to implement memory partitioning and to eliminate address conflicts between system bus and resident bus devices.

Table 4 : AC CHARACTERISTICS ( $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

Symbol	Parameter	Test Conditions	Limits (5MHz)		Limits (8MHz)		Units
			Min	Max	Min	Max	
<sup>†</sup> AEHCZ	Command Disable Time	D (Note 2)	-	40	-	40	ns
†AELCH	Command Enable Time	C (Note 1)		45	-	40	ns
†AELCV	Enable Delay Time	B (Note 4)	85	250	85	250	ns
†AEVNV	AEN to DEN	A	•	35	-	25	ns
t <sub>CELRH</sub>	CEN to Command	В	-	t <sub>CLML</sub> +20	•	t <sub>CLML</sub> +10	ns
t <sub>CEVNV</sub>	CEN to DEN, PDEN	A	-	35	•	25	ns
t <sub>CHCL</sub>	CLK High Time		65		40	-	ns
t <sub>СНДТН</sub>	Direction Control Inactive Delay	A	-	35	•	30	ns
†CHDTL	Direction Control Active Delay	Α	-	50	-	50	ns
‡CHLL	ALE Inactive Delay	A (Note 3)	4	35	4	25	ns
tchsv	Status Inactive Hold Time		10	-	10	-	ns
†сьсн	CLK Low Time		118	-	66	-	ns
tc.c.	CLK Cycle Period		200	-	125	•	ns
тсци	ALE Active Delay (from CLK)	A	-	35	-	20	ns
t <sub>CLMCH</sub>	MCE Active Delay (from CLK)	Α	-	35	•	25	ns
t <sub>CLMH</sub>	Command Inactive Delay	В	5	45	5	35	ns
t <sub>CLML</sub>	Command Active Delay	В	5	45	5	35	ns
t <sub>CLSH</sub>	Status Active Hold Time		10	-	10	-	ns
tcvnv	Control Active Delay	Α	5	45	5	45	ns
<sup>‡</sup> CVNX	Control Inactive Delay	Α	5	45	10	45	ns
t <sub>OHOL</sub>	Output, Fall Time	From 2.2 V to 0.8 V	-	12	-	15	ns
tогон	Output, Rise Time	From 0.8 V to 2.2 V	-	20	-	15	ns
t <sub>SHCL</sub>	Status Inactive Setup Time		35	-	35		ns
†svch	Status Active Setup Time		35	-	35	-	ns
tsvlh	ALE Active Delay (from Status)	A	-	35	-	20	ns
t <sub>SVMCH</sub>	MCE Active Delay (from Status)	Α	-	35	-	30	ns


Refer to Figure 5 for Test Conditions Definition Table

Notes:

- 1.  $t_{\mbox{\scriptsize AELCH}}$  measurement is between 1.5 V and 2.5 V.
- 2. tAEHCZ measured at 0.5 V change in VOUT.
- 3. In 5 MHz 80C86/88 systems, minimum ALE HIGH time = t<sub>CLCL</sub> (t<sub>CHSV</sub>(max) + t<sub>SVLH</sub>) + t<sub>CHLL</sub>(min) = 74 ns.
- 4. t<sub>AELCV</sub> = 60 ns minimum for industrial temperature range devices.

Figure 3: TIMING DIAGRAMS


# a) Read/Write Timing




Notes:

- 1. Address/Data bus is shown only for reference purposes.
- Leading edge of ALE and MCE is determined by the falling edge of CLK or STATUS going active, whichever occurs last.

# b) DEN, PDEN Qualification Timing



#### c) Address Enable Timing (3-State Enable/Disable)



Note: CEN must be low or valid prior to T2 to prevent the command from being generated.




Figure 4: AC TESTING I/O WAVEFORM

Figure 5: TEST LOAD CIRCUITS, 3-STATE COMMAND OUTPUT TEST LOAD

Table 5 : DC CHARACTERISTICS ( $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

Symbol	Parameter		Test Conditions	1	Units	
				Min	Max	
C <sub>IN</sub>	Input Capacit	ance	Freq. = 1 MHz		5	ρF
C <sub>OUT</sub>	Output Capac	citance	Unmeasured pins at V <sub>SS</sub>	-	15	pF
IDO	Operating Supply Current		V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 5.5 V, Freq = 5MHz Outputs Unloaded	•	10	mA
loos	Standby Supply Current		$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 5.5 \text{ V}$ Outputs Unloaded (Note 2)	-	100	μА
lu	Input Leakage Current		0V≤V <sub>IN</sub> ≤V <sub>DO</sub> (Note.1)	•	±10.0	μА
l <sub>LO</sub>	Output Leakage Current		0V ≤ V <sub>OUT</sub> ≤ V <sub>DO</sub>	•	±10	μА
V <sub>CH</sub>	V <sub>IH</sub> for Clock, S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>			3.0	V <sub>DD</sub> + 0.3	٧
VaL	V <sub>IL</sub> for Clock, S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>			-0.3	0.8	٧
V <sub>H</sub>	Input High Voltage			2.2	V <sub>DD</sub> + 0.3	٧
VIL	Input Low Voltage			-0.3	8.0	٧
V <sub>OH</sub> Output Hi		Command Outputs	l <sub>OH</sub> = −5 mA	3.7	-	٧
	Voltage	Control Outputs	l <sub>OH</sub> = −1 mA	3.7	-	٧
VoL	Output Low	Command Outputs	l <sub>OL</sub> =12 mA	-	0.45	٧
	Voltage	Control Outputs	loi = 8 mA		0.45	V

Notes: 1. Except  $\overline{S_0}$ ,  $\overline{S_1}$ ,  $\overline{S_2}$ . Input leakage current for status inputs is between  $-100\mu\text{A}$  and  $+10\mu\text{A}$ .

2. IDDS test conditions are: Status input @ VDD or VSS, Outputs open.

Table 6: RECOMMENDED OPERATING CONDITIONS

DC Supply Voltage		+4 V to +6 V
Operating Temperature Range	Commercial	0°C to 70°C
	Industrial	-40°C to +85°C

**Table 7: ABSOLUTE MAXIMUM RATINGS** 

DC Supply Voltage	+7.0 V
Input, Output or I/O Voltage Applied	V <sub>SS</sub> = 0.5 V to V <sub>DD</sub> + 0.5 V
Storage Temperature Range	-65°C to +150°C
Maximum Package Power Dissipation	1 W

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.