

# AUGUST 1991

# CA91C064

# VMEbus 64-BIT DATA ADDRESS REGISTER FILE (DARF64)

- 64-bit Data/Address Register File (DARF64)
- · Pin compatible with CA91C015 DARF32
- IEEE-1014/VMEbus Rev D compatible
- Full master/slave A64/D64, A32, A24/D32, D16, D08(EO) Interface
- Master A16/D16, D08(EO) capabilities
- High performance bus bandwidth:
  - \_ 30 MB/s Standard cycles
  - 35 MB/s BLT Mode
  - 70 MB/s MBLT Mode
- 15 x 64 bit wide transmit and receive decoupling FIFOs
- Direct connection with 68020/030
- Support for 68040 and RISC processors
- Location monitor with 31 deep message FIFO for Inter-process communication
- 68030 like local bus burst mode -
- Programmable
  - Atomic and decoupled modes
  - A64 master and slave base address
  - A32 slave image base address and size
  - A24 slave image base address and size
  - Slave image access protection
  - VMEbus/VSB routing
- Integral A64,A32,A24/D64,D32,D16 DMAC
  - DMAC initiated read or write cycles
  - Discrete, block, multiplexed block transfers
  - Up to 4 megabyte block length
  - Automatic address phase insertion
- BI-mode<sup>®</sup>: bus isolation mode
- Low power CMOS implementation
- Card and system testability support
- 224 pin PGA and CLDCC packages
- Commercial, military temperature and MIL-STD-883 processed versions

The CA91C064 DARF64 provides a complete high performance VMEbus 64 data transfer interface, including high level functions such as a DMA Controller and a Location Monitor with associated message FIFO.

Transmit and Receive FIFOs are used to decouple read and write cycles between the local bus and the VMEbus using a store-and-forward technique, thereby overlapping bus access and response delays with other data transfer activity. Read-modify-write cycles are always performed using atomic mode only, after any write cycles pending in the FIFO have been transferred. The decoupling FIFOs and specialized bus interfaces in the CA91C064 allow data transfer rates up to 70 MB/s to be sustained for the duration of blocks transferred by the DMA. A burst mode is provided on the local bus to support this data rate.

Address maps, slave image characteristics such as size and access protection and DARF64 and DMAC operating modes are all programmed through twenty internal registers. Eight of the registers assist card and system level diagnostics and the recovery of any data transfers that fail. A CONFIGURATION ERROR flag is also provided, which generates an interrupt when incompatible operating modes are selected.

The integral DMAC can transfer data between local memory and the VMEbus in either direction, using discrete, block or multiplexed block (64 bit data mode) mode. The DMAC can be programmed for up to a 4 megabyte block length and can insert addressing phases when necessary.

The CA91C064 is one of four components in the Newbridge Microsystems *VMEbus Family of Chip Sets*. The other three are the CA91C010 MSC, CA91C014 ACC and CA91C015 DARF32. The CA91C014 ACC provides service functions such as a VMEbus requester, and interrupt handlers. The CA91C010 and CA91C015 provide the address and data path VMEbus master and slave functions.

The CA91C064 DARF64 and CA91C014 ACC, buffers for the DARF64 VMEbus address, data and control signals, plus two delay line modules provide a complete VMEbus interface.

Document: 691064.MD500.0A




Figure 1: CA91C064 DARF64 BLOCK DIAGRAM




Figure 2: PIN CONFIGURATION for 224-PIN PGA PACKAGE

Table 1: DARF64 PGA PINOUT

Pin	Signal	Signal Group		Pin	Signal	Signal Group
A1	KADDR 29	Local Bus		C10	KADDR 08	Local Bus
A2	KADDR 27	Local Bus		C11	KADDR 04	Local Bus
A3	KADDR 24	Local Bus		C12	KADDR 01	Local Bus
A4	KADDR 21	Local Bus		C13	V <sub>DD</sub>	
A5	KADDR 17	Local Bus		C14	VDATA 30	VMEbus
A6	KADDR 14	Local Bus		C15	VDATA 30 VDATA 23 VDATA 17	VMEbus
A7	KADDR 13	Local Bus		C16	VDATA 17	VMEbus
A8	KADDR 09	Local Bus		C17	VDATA 10	VMEbus
A9	KADDR 07	Local Bus		D1	≪KDATA 29	Local Bus
A10	RESET	Reset, Clock & Mode		D2 🎄	LMINT	Reset, Clock & Mode
A11	V <sub>ss</sub>			D3	VMEINT	Reset, Clock & Mode
A12	'ss KADDR 02	Local Bus		D4	VMEINT SS KADDR 30	
A13	VDATA 31	VMEbus		D5	KADDR 30	Local Bus
	VDATA 26	VMEbus		D6	KADDR 22	Local Bus
A14	VDATA:24	VMEbus		D7	V <sub>DO</sub>	
A15 A16	VDATA 22	VMEbus	. T	D8	V <sub>ss</sub>	
A17	VDATA 19	VMEbus	N	D9	KADDR 10	Local Bus
B1				D10	V <sub>DD</sub>	
B2	V <sub>DD</sub>			D11	KADDR 03	Local Bus
B2 B3	V <sub>DD</sub>			D12	V <sub>SS</sub>	
l.	V <sub>SS</sub> KADDR 28	Local Bus		D13	VDATA 27	VMEbus
B4	KADDR 19	Local Bus		D14	VDATA 21	VMEbus
B5	KADDR 16	Local Bus		D15	VDATA 20	VMEbus
B6 B7	KADDR 18	Local Bus		D16	VDATA 11	VMEbus
3	KADDR 11	Local Bus		D17	VDATA 08	VMEbus
B8	TESTMODE	Reset, Clock & Mode		E1	KDATA 28	Local Bus
B9	KADDR 05	Local Bus		E2	KDATA 25	Local Bus
B10	KADDR 06	Local Bus		E3	KDATA 27	Local Bus
B11	KADDR 00	Local Bus		E4	V <sub>DD</sub>	
B12	VDATA 29	VMEbus		E5	N/C	(Keying Pin)
B13	VDATA 25	VMEbus		E7	KADDR 23	Local Bus
B14		VIVIEDGE .		E8	KADDR 15	Local Bus
B15	V <sub>DO</sub>			E9	V <sub>ss</sub>	
B16	V <sub>DO</sub> VDATA 15	VMEbus		E10	V <sub>SS</sub>	
B17		Local Bus		E11	VDATA 28	VMEbus
C1	KFC1 KFC0	Local Bus		E14	VDATA 18	VMEbus
C2	KFC2	Local Bus		E15	VDATA 16	VMEbus
C3	KADDR 31	Local Bus		E16	VDATA 14	VMEbus
C4	i	Local Bus		E17	VDATA 04	VMEbus
C5	KADDR 26 KADDR 25	Local Bus		F1	KDATA 24	Local Bus
C6		Local Bus		F2	KDATA 26	Local Bus
C7	KADDR 20			F3	V <sub>SS</sub>	
1	VDD 12	Local Bus		F4	KDATA 31	Local Bus
C8 C9	V <sub>DO</sub> KADDR 12	Local Bus		224	V <sub>SS</sub> KDATA 31	Local Bus

Table 1: DARF64 PGA PINOUT CON'T

Pin	Signal	Signal Group		Pin	Signal	Signal Group
F14	VDATA 13	VMEbus		L2	V <sub>DO</sub>	
F15	V <sub>ss</sub>			L3	KDATA 07	Local Bus
F16	VDATA 06	VMEbus		L4	KDATA 02	Local Bus
F17	V <sub>DD</sub>			L14	V <sub>ss</sub>	
G1	KDATA 23	Local Bus		L15	VMEGR	VMEbus
G2	V <sub>DD</sub>			L16	KDS	Local Bus
G3	KDATA 22	Local Bus		L17	[ <b>"QØ</b> " ‱	
G4	KDATA 30	Local Bus		M1	KDATA*11**	Local Bus
G14	VDATA 12	VMEbus		M2	KDATA 08	Local Bus
G15	VDATA 07	VMEbus		М3 🦠	KDATA 04	Local Bus
G16	VDATA 09	VMEbus		M4	KDATA 03	Local Bus
G17	VDATA 01	VMEbus		M14	≫ VIACK	VMEbus
H1	KDATA 20	Local Bus		M15	LBGR	Local Bus
H2	KDATA 21	Local Bus		M16	VAS	VMEbus
НЗ	KDATA 17	Local Bus	1	M17	VMERQ	VMEbus
H4	KDATA 19	Local Bus	1	<sup>®</sup> N1	KDATA 09	Local Bus
H5	v <sub>ss</sub>	· • • • • • • • • • • • • • • • • • • •		N2	V <sub>ss</sub>	
H13	VDATA 05	VMEbus		N3	VDSDLY	VMEbus
H14	VDATA 03	VMEbus VMEbus		N4	DARFCS	Local Bus
H15	VDATA 02	VMEbus		N7	V <sub>ss</sub>	
H16	KWR	Local Bus		N8	V <sub>ss</sub>	
H17	VDS1	VMEbus		N9	V <sub>ss</sub>	
J1	KDATA 18	Local Bus		N10	VADDR 10	VMEbus
J2	KHALT	Local Bus		N11	VADDR 01	VMEbus
J3	V <sub>DD</sub>	*		N14	VDTACKI	VMEbus
J4	KDATA 15	Local Bus		N15	VIACKRO	VMEbus
J5	V <sub>ss</sub>			N16	VBERRI	VMEbus
J13	v <sub>ss</sub>			N17	VLWORD	VMEbus
J14	VDS0	VMEbus		P1	KDATA 06	Local Bus
J15	VDATA 00	VMEbus		P2	KDATA 01	Local Bus
J16	ADLY	Reset, Clock & Mode		P3	VDTACKO	VMEbus
J17	AOUT	Reset, Clock & Mode		P4	VBERRO	VMEbus
K1	KDATA 16	Local Bus		P5	VSBSEL	VMEbus
K2	KDATA 14	Local Bus		P6	BIMODE	Reset, Clock & Mode
K3	KDATA 12	Local Bus		P7	VADDR 25	VMEbus
K4	KDATA 10	Local Bus		P8	VADDR 19	VMEbus
K5	V <sub>ss</sub>			P9	KAS	Local Bus
K13	V <sub>SS</sub>			P10	V <sub>DO</sub>	MATERIA
K14	BOUT	Reset, Clock & Mode		P11	VADDR 03	VMEbus
K15	BDLY	Reset, Clock & Mode		P12	V <sub>SS</sub>	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
K16	VDTKDLY	VMEbus		P13	VECTEN	VMEbus
K17	KRMC	Local Bus		P14	VAM 04	VMEbus
L1	KDATA 13	Local Bus		P15	VWR	VMEbus

Table 1 : DARF64 PGA PINOUT CON'T

PIn         SIgnal         Signal Group         Pin         Signal         Signal Group           P16         VAM 05         VMEbus         R9         VADDR 16         VMEbus           P17         VRMC         VMEbus         R10         VADDR 15         VMEbus           Q1         KDATA 05         Local Bus         R11         VADDR 07         VMEbus           Q2         RAMSEL         Local Bus         R12         VADDR 09         VMEbus           Q3         KDSACK1         Local Bus         R13         VADDR 09         VMEbus           Q4         VADDR 30         VMEbus         R14         LBRQ         VMEbus           Q5         VDD         R15         VADDR 06         Local Bus           Q6         VADDR 27         VMEbus         R17         VASDEY         VMEbus           Q8         VADDR 17         VMEbus         S1         VASDEY         VMEbus           Q10         VADDR 12         VMEbus         S3         KDSACK0         Local Bus           Q11         VADDR 05         VMEbus         S4         KSIZEO         Local Bus           Q12         VDATAOUT         VMEbus         S6         VADDR 29         VMEbus </th <th><b>.</b></th>	<b>.</b>
P17	
Q1         KDATA 05         Local Bus         R11         VADDR 07         VMEbus           Q2         RAMSEL         Local Bus         VADDR 09         VMEbus         VMEbus           Q3         KDSACK1         Local Bus         VADDR 06         VMEbus         VMEbus           Q4         VADDR 30         VMEbus         Local Bus         VADDR 05         VMEbus           Q5         VOD         VADDR 27         VMEbus         VMEbus         VMEbus           Q6         VADDR 23         VMEbus         R17         VMEbus         VMEbus           Q9         VADDR 17         VMEbus         S1         VASDLY         VMEbus           Q10         VADDR 12         VMEbus         S3         KDSACK0         Local Bus           Q11         VADDR 05         VMEbus         S4         KSIZE0         Local Bus           Q12         VDATAOUT         VMEbus         S5         VADDR 29         VMEbus           Q13         VSTRBOUT         VMEbus         S7         VADDR 24         VMEbus           Q15         VAM 02         VMEbus         S9         VADDR 18         VMEbus           Q16         VAM 01         VMEbus         S10         K	
Q2         RAMSEL         Local Bus         R12         VADDR 09         VMEbus           Q3         KDSACK1         Local Bus         VADDR 06         VMEbus         Local Bus           Q4         VADDR 30         VMEbus         R14         LBRQ         Local Bus           Q5         VDD         VADDR 27         VMEbus         VADDR 05         VMEbus           Q6         VADDR 17         VMEbus         R17         VMEbus         VMEbus           Q8         VADDR 17         VMEbus         S1         VASDLY         VMEbus           Q9         VADDR 14         VMEbus         S2         VMEOUT         VMEbus           Q10         VADDR 05         VMEbus         S3         KSIZE0         Local Bus           Q11         VADDR 05         VMEbus         S4         VADDR 29         VMEbus           Q12         VDATAOUT         VMEbus         S6         VADDR 26         VMEbus           Q13         VSTRBOUT         VMEbus         S7         VADDR 24         VMEbus           Q14         VAM 02         VMEbus         S8         VADDR 20         VMEbus           Q16         VAM 01         VMEbus         S9         VADDR 18	
Q3         KDSACK1         Local Bus           Q4         VADDR 30         VMEbus           Q5         VDD           Q6         VADDR 27         VMEbus           Q7         VADDR 23         VMEbus           Q8         VADDR 17         VMEbus           Q9         VADDR 14         VMEbus           Q10         VADDR 12         VMEbus           Q11         VADDR 05         VMEbus           Q12         VDATAOUT         VMEbus           Q13         VSTRBOUT         VMEbus           Q14         VAM 00         VMEbus           Q15         VAM 02         VMEbus           Q16         VAM 01         VMEbus           Q17         VAM 03         VMEbus	
R14	
Q6         VADDR 27         VMEbus         R16         VDO         VDO         VMEbus         VMEbus	
Q6         VADDR 27         VMEbus         R16         VDO         VDO         VMEbus         VMEbus	
Q7         VADDR 23         VMEbus         R17         VASDLY         VMEbus           Q8         VADDR 17         VMEbus         S1         VASDLY         VMEbus           Q9         VADDR 14         VMEbus         S2         VMEOUT         VMEbus           Q10         VADDR 12         VMEbus         Local Bus         Local Bus           Q11         VADDR 05         VMEbus         VMEbus         VMEbus           Q12         VDATAOUT         VMEbus         VMEbus         VMEbus           Q13         VSTRBOUT         VMEbus         S6         VADDR 26         VMEbus           Q14         VAM 00         VMEbus         S7         VADDR 24         VMEbus           Q15         VAM 02         VMEbus         S8         VADDR 20         VMEbus           Q16         VAM 01         VMEbus         S10         KCLK         Reset, Clock & M           Q17         VAM 03         VMEbus         S11         VADDR 13         VMEbus	
Q8         VADDR 17         VMEbus         VASSEY         VMEbus           Q9         VADDR 14         VMEbus         VMEbus         VMEbus         VMEbus         VMEbus         Local Bus           Q10         VADDR 05         VMEbus         VMEbus         VADDR 29         VMEbus	
Q9         VADDR 14         VMEbus         S2         VMEOUT         VMEbus           Q10         VADDR 12         VMEbus         KDSACK0         Local Bus           Q11         VADDR 05         VMEbus         VADDR 29         VMEbus           Q12         VDATAOUT         VMEbus         VADDR 29         VMEbus           Q13         VSTRBOUT         VMEbus         VADDR 26         VMEbus           Q14         VAM 00         VMEbus         S7         VADDR 24         VMEbus           Q15         VAM 02         VMEbus         S8         VADDR 20         VMEbus           Q16         VAM 01         VMEbus         S9         VADDR 18         VMEbus           Q17         VAM 03         VMEbus         S10         KCLK         Reset, Clock & M           Q17         VAM 03         VMEbus         S11         VADDR 13         VMEbus	
Q10         VADDR 12         VMEbus         S3         KDSACK0         Local Bus           Q11         VADDR 05         VMEbus         VADDR 29         VMEbus           Q12         VDATAOUT         VMEbus         VADDR 29         VMEbus           Q13         VSTRBOUT         VMEbus         VMEbus         VMEbus           Q14         VAM 00         VMEbus         S7         VADDR 24         VMEbus           Q15         VAM 02         VMEbus         S8         VADDR 20         VMEbus           Q16         VAM 01         VMEbus         S9         VADDR 18         VMEbus           Q17         VAM 03         VMEbus         S10         KCLK         Reset, Clock & M           Q17         VAM 03         VMEbus         VMEbus         VMEbus	
Q11         VADDR 05         VMEbus         VADDR 29         VMEbus           Q12         VDATAOUT         VMEbus         VADDR 29         VMEbus           Q13         VSTRBOUT         VMEbus         VADDR 26         VMEbus           Q14         VAM 00         VMEbus         VMEbus         VMEbus           Q15         VAM 02         VMEbus         VMEbus         VMEbus           Q16         VAM 01         VMEbus         S10         KCLK         Reset, Clock & M           Q17         VAM 03         VMEbus         S11         VADDR 13         VMEbus	
Q12         VDATAOUT         VMEbus         VADDR 29         VMEbus           Q13         VSTRBOUT         VMEbus         VADDR 26         VMEbus           Q14         VAM 00         VMEbus         VADDR 24         VMEbus           Q15         VAM 02         VMEbus         VMEbus         VMEbus           Q16         VAM 01         VMEbus         S9         VADDR 18         VMEbus           Q17         VAM 03         VMEbus         S10         KCLK         Reset, Clock & M           VMEbus         VMEbus         VMEbus         VMEbus	
Q13         VSTRBOUT         VMEbus         VMEbus         VADDR 26         VMEbus           Q14         VAM 00         VMEbus         VMEbus         VMEbus         VMEbus         VMEbus           Q15         VAM 01         VMEbus         VMEbus         VMEbus         VMEbus         VMEbus           Q17         VAM 03         VMEbus         S10         KCLK         Reset, Clock & M           S11         VADDR 13         VMEbus	
Q14         VAM 00         VMEbus         VMEbus         VADDR 24         VMEbus           Q15         VAM 02         VMEbus         VMEbus         VMEbus         VMEbus         VMEbus           Q16         VAM 01         VMEbus         S10         KCLK         Reset, Clock & M           Q17         VAM 03         VMEbus         S11         VADDR 13         VMEbus	
Q15         VAM 02         VMEbus         S8         VADDR 20         VMEbus           Q16         VAM 01         VMEbus         S9         VADDR 18         VMEbus           Q17         VAM 03         VMEbus         S10         KCLK         Reset, Clock & M           VMEbus         S11         VADDR 13         VMEbus	
Q16         VAM 01         VMEbus         S9         VADDR 18         VMEbus           Q17         VAM 03         VMEbus         S10         KCLK         Reset, Clock & M           VADDR 13         VMEbus         VMEbus         VMEbus	
Q17 VAM 03 VMEbus S10 KCLK Reset, Clock & M	
S11 VADDR 13 VMEbus	de
I D1   KI)A A()U   LOCAIDUS *** ***	
S12 VADDR 11 VMEbus	
D3 V ADDA 06 VIII.222	
RA KSIZE1 Cocal Bus	
DE VADDR 31 VMEbus S15 VADDR 02 VMEbus	
RS VADOR 28 VMEbus S16 KBERR Local Bus	_
R7 VADDR 21 VMEbus S17 BIREL Reset, Clock & M	de
R8 VADDR 22 VMEbus	

# Pin Definitions

The pins of the CA91C064 are briefly described here, grouped into the general categories of Local VMEbus, and Control and Status signals. All inputs are CMOS with TTL thresholds, while output cell drive strength has been selected according to the load that a card design would place on it. The VDTACKI and VBERRI inputs have hysteresis, allowing then to be connected directly to the VMEbus.

Table 2a: LOCAL BUS SIGNALS

The local bus signals are those used to gain access to, or perform data transfers on the local CPU bus. The DARF is designed for parallel connection with a 68020 or 68030 CPU.

		15 - Mar
Pin(s)	Туре	Name and Function
N4	1	DARF internal registers chip select, input
C4, D5, A1, B4,	vo	Address bus bits 31 through 00, input/output
A2, C5, C6, A3, E7,	. 1	
D6, A4, C7, B5, B7,	<b>^</b>	
A5, B6, E8, A6, A7,	]	<b>N</b> , *
C9, B8, D9, A8, C10,	. "	**
A9, B11, B10, C11,		
D11. A12. C12. B12		
P9.//	₩ vo	Address strobe, input/output
S16	VO	Data transfer failure, input/output
F4, G4, D1, E1, E3,	VO	Data bus bits 31 through 00, input/output
F2, E2, F1, G1, G3,		
H2, H1, H4, J1, H3,		
K1, J4, K2, L1, K3,		
M1, K4, N1, M2, L3,	1	
P1, Q1, M3, M4, L4,		
P2, R1		
L16	VO	Data strobe, input/output
Q3, S3	1/0	Transfer and size acknowledge, input/output
C3, C1, C2	VO	Function code indicator bits, input/output
J2	VO	CPU halt or retry, input/output
K17	VO	Read-modify-write lock signal, input/output
R4, S4	VO	Data transfer size bits, input/output
H16	VO	Write signal, input/output
M15	ī	Local bus grant, input
R14	0	Local bus request, output
Q2	0	Local memory enable signal, output
	N4  C4, D5, A1, B4, A2, C5, C6, A3, E7, D6, A4, C7, B5, B7, A5, B6, E8, A6, A7, C9, B8, D9, A8, C10, A9, B11, B10, C11, D11, A12, C12, B12  P9  S16  F4, G4, D1, E1, E3, F2, E2, F1, G1, G3, H2, H1, H4, J1, H3, K1, J4, K2, L1, K3, M1, K4, N1, M2, L3, P1, Q1, M3, M4, L4, P2, R1  L16  Q3, S3  C3, C1, C2  J2  K17  R4, S4  H16  M15  R14	N4 I  C4, D5, A1, B4, A2, C5, C6, A3, E7, D6, A4, C7, B5, B7, A5, B6, E8, A6, A7, C9, B8, D9, A8, C10, A9, B11, B10, C11, D11, A12, C12, B12  P9 VO  S16 VO  F4, G4, D1, E1, E3, F2, E2, F1, G1, G3, H2, H1, H4, J1, H3, K1, J4, K2, L1, K3, M1, K4, N1, M2, L3, P1, Q1, M3, M4, L4, P2, R1  L16 VO  Q3, S3 VO  C3, C1, C2 VO  J2 VO  K17 VO  R4, S4 VO  H16 VO  M15 I  R14

Table 2b: VMEbus SIGNALS

The VMEbus signals are those involved in gaining access to and using the VMEbus. The DARF does not connect directly to the VMEbus; rather, external buffers and transceivers are used for VMEbus control signals and addresses.

Symbol	Pin(s)	Туре	Name and Function	
	R5, Q4, S5, R6, Q6, S6	vo	Address bits	
/ADDR 31 - 01	P7, S7, Q7, R8, R7, S8			
	P8, S9, Q8, R9, R10, Q9			
	S11, Q10, S12, N10	ļ	/% ×	
	R12, S13, R11, R13			
	Q11, S14, P11, S15, N11			
VADDROUT	R15	0	Address transceiver direction control	
VAM 05 - VAM 00	P16, P14, Q17,	VO	Address modifier bits	
A VIAI 02 4 VIII 02	Q15, Q16, Q14			
VAS	M16	VO	Address strobe	
VASDLY	. S1	1	Delayed address strobe	
VBERRI	N16	1 🦠	BERR*	
VBERRO	P4	,0	BERR*	
VDATA 31 - 00	A13, C14, B13, E11, D13	> 1/O	Data bits	
ADVIV21-00	A14, B14, A15, C15, A16			
	D14, D15, A17, E14, C18			
	E15, B17, E16, F14, G14		·	•
	D16, C17, G16, D17, G15	*		
	F16, H13, E17, H14, H15			
	G17, J15		I dia salah	
VDATAOUT	Q12	0	Data transceiver direction control	
VDS1 - VDS0	H17, J14	1/0	Data strobes	-
VDSDLY	N3		Delayed data strobe	
VDTACKI	N14	1	DTACK*	
VDTACKO	P3	0	DTACK*	
VDTKDLY	K16	1	Delayed DTACK*	<del></del>
VECTEN	P13	1	Respond to VMEbus IACK cycle request	•
VIACK	M14	VO	IACK* signal	:
VIACKRQ	N15	1	VMEbus IACK cycle request to DARF	
VLWORD	N17	1/0	Long-word signal	-
VMEGR	L15	1_1_	VMEbus grant input from the ACC	1
VMEOUT	S2	11_	Off-card data transfer bus select	
VMERQ	M17	0	VMEbus request output to the ACC	
VRMC	P17	VO	Read-modify-write signal	
VSBSEL	P5	0	Auxilliary data transfer bus select	
VSTRBOUT	Q13	<u> </u>	Address and data strobe transceiver direction	
VWR	P15	VO	Write signal	

Table 2c: RESET, CLOCK and MODE SIGNALS

Symbol	Pin(s)	Туре	Name and Function
ADLY	J16	1	Delay circuit A input from delay line
AOUT	J17	0	Delay circuit A output to delay line
BDLY	K15	1	Delay circuit B input from delay line
BIMODE	P6	ı	Bl-mode™ signal
BIREL	S17	0	Bi-mode™ release
BOUT	K14	0	Delay circuit B output to delay line
KCLK	S10	ı	Clock input, same as the CPU clock
LMINT	D2	0	Location Monitor FIFO interrupt
RESET	A10	ı	Reset input
TESTMODE	В9	1	Chip test mode input; for chip fabrication only
VMEINT	D3	0	VMEbus related events interrupt

TERMINOLOGY

Signals on the VMEbus and those within the circuit card may be active high or active low. Active low signals are defined as being true or asserted when they are at a low voltage, and conversely for active high signals. VMEbus active low signals are indicated by the \* suffix, while oncard active low signals that do not connect directly to the VMEbus are indicated with OVERBARS.

Where there is a need to clarify whether a signal is a VMEbus or local signal, a V may be prefixed for VMEbus signals, an L for general local signals, or a K for signals only connecting to the local CPU.

The output type abbreviations used in Tables 3 and 9 are defined in this section. They have both a letter code and a number suffix which indicates their current rating.

For example, the VDATA 31-00 signals are shown as input type CTTL, which are CMOS inputs with normal TTL voltage thresholds, and output type TS4 SR, which are tristateable 4 mA sink and source current outputs with slew rate limiting.

TP	Totem pole output
TS	Tri-state totem pole output
OD	Open drain output
SR	Slew rate limited output
CTTL	CMOS input with TTL thresholds
CTTL PD	CMOS input, TTL thresholds, integral pull down
CTTL PU	CMOS input, TTL thresholds, integral pull up
CMOS	CMOS input with CMOS thresholds

Table 3: INPUT AND OUTPUT TYPE GENERAL CLASSIFICATION

Signal	Input	Output	Signal	Input	Output
ADLY	CTTL		TESTMODE	CTTLz	
AOUT		TP4	VADDR 31-01	CTTL	TS2
BDLY	CTTL		VADDROUT	CTTL	TS4
BIMODE	CTTL		VAM 05 – VAM 00	CTTL	TS4
BIREL		TP2	VAS	≫cπ∟	TS4
BOUT		TP4	VASDLY (	CTTL	
DARFCS	CTTL		VBERRI (	CTTL	
DTACKDLY	CTTL		VBERINO		TP4
KADDR 31 – 00	CTTL	TS6	VDATA31-00	CTTL	TS4 SR
KAS	CTTL	TS8	VDATAOUT		TP4
KBERR	CTTL	OD8	VDS1 - VDS0	CTTL	TS4
KCLK	CMOS		VDSDLY	CTTL	
KDATA 31 – 00	CTTL PU	TS6	VDTACKI	CTTL	
KDS KDS	011210	/ TS8 //	VDTACKO		TP4
KDSACKI - KDSACKO	CTTL	TS8	VECTEN	CTTL	
			VIACK	CTTL	TS4
KFC 1	ern (	TS6	VIACKRO	CTTL	
KFC 2,0 KHALT		OD12	VLWORD	CTTL	TS4
1	CTTL	TS8	VMEGR	CTTL	
KRMC	CTTL	TS8	VMEINT		TP2
KSIZE1 – KSIZE0	CTTL	TS8	VMEOUT	CTTL	
KWR	CTTL		VMERQ		TP2
LBGR	CITE	TP2	VRMC	CTTL	TS4
LBRQ		TP2	VSBSEL		TP4
<u>LMINT</u>		TP4	VSTRBOUT		TP4
RAMSEL	0777	174	VWR	CTTL	TS4
RESET	CTTL		*****		

Table 4 : AC CHARACTERISTICS (DARF LOCAL BUS MASTERSHIP) (Commercial  $T_A = 0^{\circ}$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^{\circ}$  to +125°C,  $V_{DD} = 5V \pm 10\%$ )

— Т				Limits		:
0	Description	CIk	Min	Ma	ЭX	Unit
Symbol	<b>Bassilpas</b>	Count		Com	Mil	
	Clock frequency		-	25	20	MHz
t,	KCLK cycle time	•	40/50			ns
t <sub>2</sub>	KCLK pulse width low	-	17/22	/%·	•	ns
t <sub>3</sub>	KCLK pulse width high	•	17/22	<b>₩</b>	•	ns
	KCLK rise and fall times	•	( <del>*</del> **),	\$ 5	5	ns
t <sub>4,5</sub>	KCLK high to address valid	-	5 /	34	40	ns
t <sub>7</sub>	KCLK high to address tri-state	- 0	5	30	35	ns
t <sub>a</sub>	KCLK high to address invalid		5	-	•	ns
- <del>'s</del>	KCLK low to KAS, KDS asserted		3	21	23	ns
† <sub>9A</sub>	KAS to KDS skew (read) (Note 1)		-15	10	15	ns
t <sub>9B</sub>	KAS asserted to KDS (write)	∜ 1.0	5	-	<u> </u>	ns
- 98 - t <sub>11</sub>	Address valid to KAS asserted	-	5	•	-	ns
t <sub>12</sub>	KCLK low to KAS, KDS negated	-	3	18	23	ns
	KAS negated to address invalid (Note 3)	0.5	-2	-		ns
t <sub>13</sub>	KAS width asserted (Note 3)	2.0	-5	•	-	ns
- t <sub>14</sub>	KDS width assetted (write) (Note 3)	1.0	-5	-	-	ns
t <sub>14A</sub>	KAS width asserted	2.0	-5	-	-	ns
t <sub>148</sub>	KAS & KDS width negated (Note 3)	1.0	-5	-	•	ns
-t <sub>15</sub>	KCLK high to KAS tri-state	-	4	25	30	ns
- t <sub>16</sub>	KAS, KDS high to KWR invalid (Note 3)	0.5	-2	-	•	ns
t <sub>17</sub>	KCLK high to KWR high	-	4	22	28	ns
<u> </u>	KCLK high to KWR low	-	4	26	32	ns
t <sub>20</sub>	KWR high to KAS asserted (Note 3)	0.5	5		•	ns
t <sub>21</sub>	KWR low to KDS asserted (Notes 3 & 6)	1.5	0	•	-	ns
t <sub>22</sub>	KCLK high to data out valid	<del>  -</del>	5	26	30	ns
t <sub>23</sub>	Data out valid to KAS negated	2.5	T62	•	•	ns
<u>t<sub>24</sub></u>	KDS high to data out invalid (Notes 3 & 6)	0.5	0		•	ns
t <sub>25</sub>	Data out valid to KDS low (Notes 3 & 6)	0.5	-7	•	•	ns
t <sub>26</sub>	Data in valid to KCLK low	·	5	-	-	ns
t <sub>27</sub>	KDSACK high to next KCLK low		5	•	-	ns
t <sub>28</sub>	KDS high to data hold time	-	0	-	-	ns
t <sub>29</sub>	KDSACK low to data in valid (Notes 2 & 3)	1.0	-	2	5	ns

Notes : See next page

AC CHARACTERISTICS (DARF LOCAL BUS MASTERSHIP) CON'T Table 4: (Commercial T<sub>A</sub> = 0° to +70°C,  $V_{DD}$  = 5V  $\pm$  5%, Military T<sub>A</sub> = -55° to +125°C,  $V_{DD}$  = 5V  $\pm$  10%)

<u> </u>				Limits		]
Symbol	Description	Cik	Min	Ma	ax .	Unit
Symbol		Count		Com	Mil	
t <sub>46</sub>	KWR width low (Note 3)	4.0	<b>–</b> 5	-	<u>-</u>	ns
t <sub>46A</sub>	Read/write width law (Synchronous)	4.0	<b>–</b> 5			ns
t <sub>47A</sub>	Asynchronous input setup time (Note 5)	-	2	<i>/</i> /**\•	<u> </u>	ns
t <sub>47B</sub>	Asynchronous input hold time (Note 5)	•	5 《	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		ns
t <sub>53</sub>	Data out hold from KCLK high	-	3	<b></b>	-	ns
t <sub>60</sub>	KDSACK1 setup to KCLK rising (Synchronous)	-	8	•	•	ns
t <sub>61</sub>	KDSACK1 hold from KCLK rising (Synchronous)	- 🔻	8	•	-	ns
t <sub>62</sub>	Data hold from KCLK rising (Synchronous write)	A - N	•	45	55	ns
t <sub>77</sub>	KCLK high to RAMSEL low, VMEin		≫ 4	21	26	ns
t <sub>78</sub>	KCLK high to RAMSEL high, VMEin		3	20	24	ns

### Notes:

- 1. This number can be reduced to 2 ns if strobes have equal loads.
- 2. If the asynchronous setup time (t<sub>st</sub>) requirements are mat, the KDSACKn low to data setup time (t<sub>st</sub>) can be ignored. The data must only satisfy the data-in to clock low setup time (t<sub>z</sub>) for the following clock cycle, KBERR must only satisfy the later KBERR/low to clock high setup time (t<sub>zx</sub>) for the following clock cycle.
- 3. This timing parameter is the sum of the number listed and the product of the CLK COUNT times the period of the CPU clock.

eg:  $t_{21} = -5 + (0.5 \times t_{xax}) \text{ ns}$ 

- 4. This specification applies to the first KDSACKn signal asserted. In the absence of KDSACKn, KBERR is an asynchronous input using the asynchronous input setup time ( $t_{xx}$  Timing paramter  $t_{xx}$  must also be met for a late KBERR.
- 5. This timing parameter applies for all asynchronous inputs: KDSACK0, KDSACK1, KBERR, LBGR and VMEGR.
- 6. Actual value depends on the clock input waveform.

AC CHARACTERISTICS (DARF BUS ARBITRATION) Table 5: (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DO} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DO} = 5V \pm 10\%$ )

<del></del> -				İ		
Symbol	Description	Cik	Min	Ma	25 25 25 25 25	Unit
Syllibol	<b>55501,</b>	Count		Com		1
t	KCLK low to LBRQ asserted	-	3	20	25	ns
<sup>1</sup> 90	KCLK low to LBRQ negated	-	3	20	25	ns
<sup>t</sup> 92	KCLK low to VMERQ asserted	-	3	20	25	ns
•	KCLK low to VMERQ negated	-   -	3	20	25	ns
t <sub>94</sub>	KCLK high to KADDR, KFC, KSIZE buses driven	-	5	-	•	ns
t <sub>95</sub>	LBGR low to DARF KCLK (Note 1)	3.5/4.5	•		-	tkclk

eg:  $t_{x} = -5 + (0.5 \times t_{xalk})$  ns

<sup>1.</sup> This timing parameter is the sum of the number listed and product of the CLK COUNT times the period of the CPU clock.

Figure 3: INPUT CLOCK WAVEFORM TIMING




Figure 4a: DARF 64 LOCAL MASTER INTERFACE, (READ)




Figure 4b: DARF 64 LOCAL MASTER INTERFACE, (WRITE)






Figure 5: DARF BUS ARBITRATION, CPU BUS REQUEST



Note: LBRQ is only released if another cycle is not pending. If LBRQ is released early, it is done 2 clocks after KAS is asserted.

Figure 6: DARF BUS ARBITRATION, CPU BUS REQUEST



AC CHARACTERISTICS (DARF LOCAL BUS SLAVE INTERFACE) (Commercial T<sub>A</sub> = 0° to +70°C, V<sub>DD</sub> = 5V  $\pm$  5%, Military T<sub>A</sub> = -55° to +125°C, V<sub>DD</sub> = 5V  $\pm$  10%) Table 6:

				Limits		
Symbol	Description	Cik	Min	M	ax	Unit
Symbol		Count		Com	Mit	
t <sub>160</sub>	KWR, KFCn, KSIZEn and KADDRn valid to KCLK low (Note 1)	•	•	20	35	ns
t, <sub>61</sub>	KAS setup to KCLK low	•	5		<b>.</b>	กร
t <sub>161A</sub>	KAS delay from KCLK low	-	3	\(\langle \cdot\)	-	ns
t <sub>162</sub>	KCLK low to data valid (read)	•	5	31	37	ns
t <sub>163</sub>	KCLK low to KDSACKn asserted		5	29	35	ns
t <sub>164</sub>	KCLK high to address invalid	•	**************************************	-	•	ns
t <sub>165</sub>	KWR, KFCn, KSIZEn and KADDRn valid to KCLK low (Note 1)		• ·	20	35	ns
t <sub>166</sub>	KCLK low to KAS high		0	-	•	ns
t <sub>167</sub>	KAS high to KDSACKn high		3	20	25	ns
t <sub>168</sub>	KCLK low to KDSACKn tri-state	-	4	23	28	ns
t <sub>169</sub>	VIO bish to date tri state (room)	•	5	33	38	ns
t <sub>170</sub>	KAS high to KWR invalid (Note 1)	-	•	6	7	ns
t <sub>171</sub>	Data setup time to KCLK low	-	0	•	<u> </u>	ns
t <sub>172</sub>	KAS high to KFC[2-0] invalid	•	0	-	<u> </u>	ns
t <sub>173</sub>	KAS high to KSIZE[1-0] invalid (Note 1)	-	•	6	7	ns
t <sub>174</sub>	KAS high to data invalid (read)	•	4	20	24	ns

# Note:

<sup>1.</sup> This timing parameter is actually a minimum time which must be provided for the given operation condition.

Figure 7a: DARF SLAVE INTERFACE, CPU REGISTER READ




Figure 7B: DARF SLAVE INTERFACE, CPU REGISTER WRITE





Table 6A: AC CHARACTERISTICS (DARF LOCAL BUS SLAVE INTERFACE) (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DD} = 5V \pm 10\%$ )


Symbol	Description	Cik Count	Limits			
			Min	Max		Unit
				Com	Mil	
t <sub>75</sub>	KCLK low to RAMSEL low, VMEout		4	24	29	ns
t <sub>76</sub>	KAS high to RAMSEL high, VMEout	-	3	19****	23	ns
t <sub>79</sub>	Address valid to VSBSEL low	-	4	18	22	ns
t <sub>80</sub>	KAS high to VSBSEL high	-	2	14	17	ns
t <sub>81</sub>	KCLK low to LMINT low	-	6,	30	40	ns
t <sub>82</sub>	KCLK low to BIREL low	•	3	20	25	ns
t <sub>83</sub>	KCLK low to BIREL high		3	20	25	ns

Figure 8: DARF SLAVE INTERFACE, VSB and RAMSEL DECODING



Note: RAMSEL and VSBSEL will not be asserted on the same cycle. Both are shown here for illustration only.

Figure 9: DARF SLAVE INTERFACE, CPU LOCATION MONITOR WRITE



# Note:

This diagram assumes that the CPU is allowed access to the Location Monitor without waiting for the VMEbus to finish a write cycle. If the VMEbus is writing to the FIFO, a minimum of two wait states are added, depending on the DSB\* release time of the VME master. If the LM FIFO is full, wait states are added indefinitely.

Table 7 : AC CHARACTERISTICS (DARF VMEbus MASTERSHIP) (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DO} = 5V \pm 10\%$ )

			Limits			
Symbol	Description	Clk Count	Min	Max		Unit
				Com	Mil	1
t <sub>100</sub>	KCLK clock low to VMERQ asserted (Note 3)	4	3	20	25	ns
t <sub>101</sub>	VADDR, VAM valid to VAS asserted	-	35	40000	-	ns
t <sub>102</sub>	VWR valid to VDSa asserted (Note 3)	1	30	73-	· .	ns
t <sub>103</sub>	VDATA valid to VDSa asserted	•	43	<b>*</b> - * _	-	ns
t <sub>104</sub>	VAS asserted to VDSa asserted	•	2	», °	-	ns
t <sub>105</sub>	VDTACKI low to VDSb negated, Decoupled VME access	-	13	27	31	ns
t <sub>105A</sub>	VDTACKI low to VDSb negated, Atomic VME access (Note 4)		45	64	69	ns
t <sub>106</sub>	VDTACKI low to VAS negated,  Decoupled VME access with cycle pending		15	33	38	ns
t <sub>107</sub>	VDTACKI low to VAS negated, Decoupled VME access without cycle pending	-	15	110	156	ns
t <sub>107A</sub>	VDTACKI low to VAS negated.  Atomic VME access (Note 4, 5 & 6)	-	88	99	120	ns
t <sub>108</sub>	VME buffers tri-state to VAS negated	-	3	15	19	ns
t <sub>109</sub>	VADDROUT low to VADDR and VAM tri-state	-	0	2	2	ns
t <sub>110</sub>	VDATAOUT low to VDATA tri-state	-	0	0	2	ns
t <sub>111</sub>	VMEGR low to VADDROUT, VDATAOUT asserted (Note 3)	2/3	4	20	30	ns
t <sub>112</sub>	VADDROUT asserted to VAS low (Note 3)	1	. 44	65	77	ns
t <sub>113</sub>	VAS, VDSn minimum high time (Note 4)		45	-	-	ns
t <sub>114</sub>	VME cycle time, VDSn to VDSn (Note 1)	•	90	130	135	ns
t <sub>114A</sub>	VME cycle time, VDSa to VDSn (Block transfers)	•	90	130	135	ns
t <sub>115</sub>	VDTACKI high to VDSa asserted	•	5	•	-	ns
t <sub>116</sub>	VDSa low to VDTACKI asserted	•	20	-	-	ns
t <sub>117</sub>	VDSa low to VDSb low (Note 7)	•	0	5	7	ns
t <sub>118</sub>	VDTACKI low to KDSACKn asserted (Note 2, 4)	•	46	69	75	ns
t <sub>119</sub>	VMEGR low to VAS asserted (Note 3, 4 & 8)	3/4	50	85	96	ns
t <sub>120</sub>	AOUT edge to ADLY edge		37	43	43	ns
t <sub>121</sub>	BOUT high to BDLY high	-	37	43	43	ns
t <sub>122</sub>	VDTACKI low to VDTKDLY low	-	35	45	45	ns

Notes: see next page

# Notes:

- 1. This cycle time applies only to the DARF operating in loopback mode. This time represents the maximum obtainable transfer rate under ideal conditions.
- 2. This parameter applies to Atomic VME accesses only.
- 3. This timing parameter is the sum of the number listed and the product of the CLK COUNT times the period of the CPU clock. eg:  $t_{21} = -5 + (0.5 \times t_{KCLK})$  ns
- 4. This parameter assumes that a 40ns delay line is used to generate ADLY, BDLY, VDSDLY, and VDTKDLY.
- 5. In the case of RMW cycles, the release time of KRMC controls the release of VAS when the TASCON bit is set. The release of KRMC controls the release of VADDR, VAM, and VRMC regardless of the TASCON bit.
- 6. The minimum low time for VAS is (3 x t<sub>KCLK</sub> 5ns) and may override this parameter, depending on the Slave Response time.
- 7. If the loading on the two outputs is equal, the skew can be reduced to 2ns.
- 8. This parameter assumes that previous VMEbus cycle is complete and that VMEbus ownership can be taken without further delay.








Figure 10a: DARF VME MASTER INTERFACE, SINGLE DECOUPLED WRITE



FIGUTE 10b: DARF VME MASTER INTERFACE, MULTIPLE DECOUPLED WRITE






Figure 12: DARF VME MASTER INTERFACE, SINGLE READ

Figure 13: DARF DELAY LINE TIMING, VMEDUS MASTER CYCLES




Figure 14: DARF MASTER INTERFACE, VMEbus Iack CYCLE




Table 8 : AC CHARACTERISTICS (DARF VMEbus SLAVE INTERFACE) (Commercial  $T_A$  = 0° to +70°C,  $V_{DD}$  = 5V  $\pm$  5%, Military  $T_A$  = -55° to +125°C,  $V_{DO}$  = 5V  $\pm$  10%)

<del></del> -					Unit	
Symbol	Description	Cik Count	Min	Max		
				Com	Mil	
	KDSACK asserted to KBERR low (Notes 3, 8)	2.5	•	0 🦠	0	ns
t <sub>48</sub>	VADDR, VAM, VLWORD, VIACK		5	44400	-	ns
t <sub>130</sub>	setup to VAS low				<b>&gt;&gt;</b>	
+	VAS low to VASDLY low	-	15	<b>≱</b> 25 ⟨>>	25	ns
t <sub>131</sub>	VDATA, VWR setup to VDSa low	•	<b>65</b>	<b>*</b> -	-	ns
	VDSn edge to VDSDLY edge	•	35	45	45	ns
t <sub>133</sub>	VME slave response, RXFIFO write,					
t <sub>134</sub>	FIFO space available (Note 4)		45	65	70	ns
+	VME slave response, LM write,	3/4	<sup>33</sup> 50	75	80	ns
t <sub>135</sub>	FIFO space available (Note 4)	0.7		ļ		
†	VME slave response, LM write, FIFO full (Note 4)	6/7	50	75	80	ns
t <sub>136</sub>	VME slave response, Atomic (minimum) (Note 5)	11.5/12.5	4	35	40	ns
t <sub>137</sub>	VDSa low to LMINT asserted (Note 1 & 4)	1.5/2.5	50	85	90	ns
t <sub>138</sub>			45	65	70	ns
	VDSa low to VBERHO asserted, illegal VMEin cycle (Note:2:4 & 6)			<u> </u>		ļ
•	VDSb high to VDTACKO negated,	-	5	30	35	ns
t <sub>140</sub>	VMEbus write cycle to DARF					<u> </u>
t <sub>140A</sub>	VDSb high to VDTACKO negated,	-	45	70	75	ns
140A	VMEbus read cycle to DARF (Note 4)	<u> </u>		-		<del> </del>
t <sub>141</sub>	VDATAOUT negated to VDTACKO negated	· .	-1	0	1	ns
	VADDR, VAM, VLWORD, VIACK	•	0	•	-	ns
t <sub>142</sub>	hold time from VDTACKO low			<u> </u>	<u> </u>	
t <sub>143</sub>	VDSn low to LBRQ asserted,	2/3	3	20	25	ns
t <sub>144</sub>	VECTEN low to VDATA asserted (Note 3)	0.5/1.5	6	35	40	ns
	VECTEN low to VDTACKO asserted (Note 3)	2/3	3	20	25	ns
t <sub>145</sub>	VDSDLY low to VDTACKO asserted,	-	4	24	27	ns
t <sub>146</sub>	Decoupled VMEin cycle (Note 1)			ļ	<del> </del>	
t <sub>147</sub>	KDSACKn low to VDTACKO asserted	1.5/2.5	6	32	39	ns
	BERRCHK = 0 (Note 3)	ļ	<u> </u>		<del> </del>	-
t <sub>147A</sub>	KDSACKn low to VDTACKO asserted	2.5/3.5	6	32	39	ns
	BERRCHK = 1 (Note 3)	ļ	-	<del> </del>		+
t <sub>148</sub>	KCLK high to VBERRO or VDTACKO	-	6	32	39	ns
	asserted, Atomic VMEin cycle	ļ		<del> </del>		+
t <sub>149</sub>	Pulse width, late KBERR width (Note 7)	-	10	tcux	tcux	ns

Notes: see next page

## Notes:

- 1. This parameter assumes that there is space in the Message/Receive FIFO to receive the data.
- 2. This parameter applies only to accesses to protected memory and Message FiFO read cycles.
- 3. This timing parameter is the sum of the number listed and product of the CLK COUNT times the period of the CPU clock.

eg: 
$$t_{21} = -5 + (0.5 \times t_{KCLK})$$
 ns

- 4. This parameter assumes that a 40ns delay line is used to generate ADLY, BDLY, VDSDLY, and VDTKDLY.
- 5. This slave response parameter assumes that the LBGR is returned in time to be sampled on the next falling edge of KCLK after LBRa is asserted. Additional clocks will have to be added to account for bus arbitration times.
- 6. This parameter applies when an illegal access to the DARF is attempted by the VMEbus Le, read access to the location monitor or illegal access to protected memory.
- 7. When KBERR is received late, it is latched internally for the DARF's use. KBERR needs to be negated before the next local bus cycle starts.
- 8. This specification applies to the first KDSACKn signal asserted. In the absence of KDSACKn, KBERR is an asynchronous input using the asynchronous input setup time (t<sub>47</sub>). Timing parametr t<sub>27</sub>, must also be met for a late KBERR.




FIGURE 15: DARF SLAVE INTERFACE, VME DECOUPLED WRITE

•

Figure 16: DARF VME SLAVE INTERFACE, DECOUPLED WRITE





Figure 17: VMEbus SLAVE INTERFACE, LOCATION MONITOR WRITE



Note:

The Slave Response time for Location Monitor writes is extended an additional 3 clocks if the CPU is writing to the FIFO when the VMEin cycle occurs.

Figure 18a: DARF SLAVE INTERFACE, MEMORY READ with BERRCHK CLEARED




Figure 18b: DARF SLAVE INTERFACE, MEMORY READ with BERRCHK SET




Figure 19: DARF SLAVE INTERFACE, MEMORY READ with LATE KBERR






Figure 20: DARF VME SLAVE INTERFACE, ILLEGAL ACCESS



This timing applies to VMEbus attempts to read the Location Monitor or to illegally access protected memory.

Figure 21: DARF DELAY LINE TIMING, VMEbus SLAVE CYCLES



On VMEbus write cycles to the DARF, VDTACKO is negated with VDSB instead of VDSDLY.

Table 9 : AC CHARACTERISTICS (DARF64 BLOCK TIMING – Start, Data Phase and Address Boundary) (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DD} = 5V \pm 10\%$ )

				Limits		
Symbol	Description	Clk	Min	Ma	ЭX	Unit
Symbol		Count		Com	MII	
t <sub>150</sub>	VAS asserted to VDSa asserted (Note 1)	•	0	5		ns
	VDTACKI low to VDSb negated,	-	45	70:	<b>.</b>	ns
t <sub>151</sub>	All atomic cycles (Note 5)		4		<b>&gt;</b>	
t <sub>152</sub>			5	<b>25</b> ≫		ns
-152	All decoupled cycles			≫ 25	40	-
t <sub>153</sub>	VDTACKI low to VAS negated, de∞upled	•	5	33	40	ns
t <sub>154</sub>	VDTACKI low to VAS negated, atomic (Note 5)	- 🤲	55,	125		ns
t <sub>155</sub>	VMEGR low to VADDROUT, VDATAOUT high	2/3	4	25		ns
t <sub>157</sub>	VADDROUT high to VAS low	0/1	- 41	75		ns
	VAS, VDSn high time: Preceding data cycle	<b>***</b> **	45	70	-	ns
t <sub>158</sub>	Preceding BLT, MBLT address cycle	<b>№ 2/4</b>	45	100		ns
-	VDTACKI high to VDSa asserted	· .	5	25	-	ns
t <sub>159</sub>	VDSa low to VDTACKI asserted (Note 2)	-	30		-	ns
t <sub>160</sub>	VDSa low to VDSb low	•	0	5	7	ns
t <sub>161</sub>	VMEGR low to VAS low	3/4	50	100		ns
t <sub>162</sub>	VDSa low to VDTACKO low					
t <sub>163</sub> (Note 3)	All decoupled writes all decoupled BLT address		44	64		ns
(	phase and all MBLT address phase				-	
	Atomic non-block and BLT writes, non-block and BLT reads (given LBGR is 1t <sub>C</sub> after LBRQ and	8/11	0	50		ns
	zero wait state RAM)			ļ <u>.</u>		
	MBLT atomic reads and writes (given LBGR is	11/14	0	50		ns
	1t <sub>C</sub> after LBRQ and zero wait state RAM)			35		ns
t <sub>164</sub>	VDSa low to VDTACKO low, atomic	11.5/12.5	<del> </del>			ns
t <sub>165</sub>	VDSa high to VDTACKO high, decoupled		5	30	-	ns
t <sub>166</sub>	VDSa high to VDTACKO high, atomic (Note 5)	<u> </u>	45	70	<del> </del>	
t <sub>167</sub>	VDSa low to VDTACKO low, decoupled writes	(Note 4)	4	24		ns
t <sub>168</sub>	Time for ACC to issue VMEbus grant to DARF64	-	ļ	ļ		ns
t <sub>169</sub>	Buffer delay time	-	ļ	-	ļ	ns
t <sub>170</sub>	Control signal buffer time	<u> </u>	ļ	ļ	<b> </b>	ns
t <sub>171</sub>	DS1*, DS0* receiver time					ns
	DS* delay line and DS1*, DS0* OR	•			ļ	ns
t <sub>172</sub> t <sub>173</sub>	Delay time through VMEbus buffer					ns

Notes: see next page

#### Notes:

- 1. This time guarantees that VDS will not be asserted before VAS, except for possible skew through the VAS and VDS
- 2. Any assertion before this range of times is ignored. This threshold is set using the same delay line used to set DS \* high and low times
- 3. This parameter can vary depending upon whether the block is a read or write, and whether the slave is in atomic or decoupled mode.
- 4. This parameter is a combination of t<sub>163</sub> and a 40ns DSDLY line. Use t<sub>163</sub> for a system specification and t<sub>167</sub> for a DARF64 specification.
- 5. Slave reads in blockmode are atomic.

Figure 22: BLOCK START TIMING




Figure 23: BLOCK DATA PHASE TIMING




Figure 24: BLOCK ADDRESS BOUNDARY TIMING




Table 10 : DC CHARACTERISTICS (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DD} = 5V \pm 10\%$ )

Sumb at 1	Parameter	Test			Unit	
Symbol	ratameter	Conditions	Min	Тур	Max	
	Input HIGH Current	$V_{iN} = V_{DO}$				
iH	CTTL	IIV 35	-	1	10	μА
	CTTLPU		•	State	40	μΑ
, I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> =V <sub>SS</sub>			1 100	
'IL	CTTL			<u> </u>	-10	μΑ
	CTTL PU		-8.	-30	-100	μΑ
l <sub>oz</sub>	Tri-state Output Leakage Current		<del>-</del> 10 %	±1	10	μA
	Input LOW Voltage					
V <sub>IL</sub>	CTTL		<b> </b>	-	0.8	V
	CTTLPU		-	-	0.8	V
	CMOS	-55° to +125°C			0.3VDD	<u> </u>
V <sub>IH</sub>	Input HIGH voltage					
<b>*</b> IH	CTTL	0°% 70°C	2.0		-	V
	CTTL PU	0° to 70°C	2.0	-	•	٧
	CTIL	-55° to +125°C	2.25	•	-	٧
	CTTL PU	-55° to +125°C	2.25	-		٧
	CMOS	-55° to +125°C	0.7VDD	-	-	V
V <sub>OH</sub>	Voltage Output HIGH	0° to 70°C				
• он	TP2	I <sub>OH</sub> = -2 mA	2.4	4.5	-	٧
	TP4	I <sub>OH</sub> = -4 mA	2.4	4.5	-	٧
	TS4	I <sub>OH</sub> = -4 mA	2.4	4.5	<u>-</u>	٧
	TS2 SR	I <sub>OH</sub> = -2 mA	2.4	4.5	-	٧
	TS4 SR	I <sub>OH</sub> = -4 mA	2.4	4.5	•	٧
	TS6	I <sub>OH</sub> = −6 mA	2.4	4.5	•	V
	TS8	I <sub>OH</sub> = -8 mA	2.4	4.5	<u> </u>	V
V <sub>OH</sub>	Voltage Output HIGH	_55° to 125°C				}
OH	TP2	I <sub>OH</sub> = -1.6 mA	2.4	4.5		V
	TP4	I <sub>OH</sub> = -3.2 mA	2.4	4.5	ļ <u>.</u>	V
	TS4	I <sub>OH</sub> = -3.2 mA	2.4	4.5	-	V
	TS2 SR	l <sub>OH</sub> = -1.6 mA	2.4	4.5	ļ ·	V
	TS4 SR	I <sub>OH</sub> = -3.2 mA	2.4	4.5	-	V
	TS6	I <sub>OH</sub> = -4.8 mA	2.4	4.5	•	V V
	TS8	I <sub>OH</sub> = -6.4 mA	2.4	4.5	•	V

Table 10 : DC CHARACTERISTICS CONT (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DD} = 5V \pm 10\%$ )

Symbol	Parameter	Test		Limits		Unit
Symbol	Conditions		Min	Тур	Max	
V <sub>OL</sub>	Voltage Output LOW	0° to 70°C				
OL	TP2	I <sub>OL</sub> = 2 mA	-	0.2	0.4	<u> </u>
	TP4	I <sub>OL</sub> = 4 mA	-	0.2	0.4	٧
	TS4	I <sub>OH</sub> = 4 mA	- 4	0.2	0.4	V
	TS4 SR	I <sub>OH</sub> = 4 mA		℃0.2	0.4	٧
	TS6	l <sub>OL</sub> = 6 mA	1	0.2	0.4	V
	TS8	l <sub>ot</sub> = 8 mA	<b>\\ .</b> \\	0.2	0.4	٧
	OD8	I <sub>OL</sub> = 8 mA		0.2	0.4	٧
	OD12	I <sub>OL</sub> = 12 mA	» .	0.2	0.4	<u> </u>
V <sub>OL</sub>	Voltage Output LOW	-55° to 125°C				
·OL	TP2	I <sub>OL</sub> = 1.6 mA	-	0.2	0.4	٧
	TP4	I <sub>OL</sub> = 3.2 mA		0.2	0.4	٧
	TS4	L <sub>OH</sub> = 3.2 mA		0.2	0.4	٧
	TS4 SR	<sup>≫</sup> I <sub>OH</sub> = 3.2 mA	-	0.2	0.4	٧
	TS6	I <sub>OL</sub> = 4.8 mA	•	0.2	0.4	٧
	TS8	I <sub>OL</sub> = 6.4 mA	•	0.2	0.4	٧
	OD8	I <sub>OL</sub> = 6.4 mA	•	0.2	0.4	٧
	OD8	l <sub>OL</sub> = 6.4 mA	-	0.2	0.4	٧
	OD12	I <sub>OL</sub> = 9.6 mA		0.2	0.4	٧

Note that the type abbreviations used above have a number suffix which indicates the current rating. The letter prefixes are defined in the Terminology section, just before Table 3.

Table 11 : AC CHARACTERISTICS (68040 LOCAL BUS SLAVE TIMING) (Commercial  $T_A = 0^\circ$  to +70°C,  $V_{DD} = 5V \pm 5\%$ , Military  $T_A = -55^\circ$  to +125°C,  $V_{DD} = 5V \pm 10\%$ )

<del></del>						
Symbol	Description		Min	Max		Unit
	<b>5000p</b> 000	Count		Com	Mil	
t <sub>180</sub>	TS setup to KCLK rising		10	- 8	<u> </u>	ns
t <sub>181</sub>	TS hold from KCLK rising	•	10	******	-	ns
t <sub>182</sub>	ADDR, FC, SIZ, setup to KCLK falling	-	5		·····	ns
t <sub>183</sub>	KCLK rising to address hold	-	5	<b>~</b> - ~		ns
t <sub>185</sub>	KCLK rising to TA asserted	-	5.	22	27	ns
t <sub>186</sub>	KCLK rising to TA negated	-	3 %	18	22	ns
t <sub>188</sub>	KCLK falling to data valid (read)			30	37	ns
t <sub>189</sub>	KCLK falling to data high impedance (read)		· ·	14	26	ns
t <sub>190</sub>	Data setup to KCLK rising		-	5	5	ns
t <sub>191</sub>	Data hold from KCLK rising	· ·	•	0	0	ns

Figure 25: 68040 LOCAL BUS SLAVE TIMING




Table 12: CAPACITIVE LOADING

Symbol	Parameter	Test	Limits Min Typ Max			Unit
	<u> </u>	Conditions				
C <sub>IN</sub>	Input Pin Capacitance		•	10	•	pF
C <sub>IO</sub>	Bidirectional Pin Capacitance TS4, TS4 SR, TS6, TS8, OD12		•	14	-	pF
C <sub>OUT</sub>	Output Pin Capacitance TP2, TP4, OD8		- 4	73	<b>&gt;</b>	pF

Note that the maximum capacitive loads under recommended operating conditions for outputs driving the local bus, that is, all signals beginning with K, is 1300pF. The maximum capacitive load for all outputs is 85pF.

Table 13: RECOMMENDED OPERATING CONDITIONS

C Supply Voltage (V <sub>DO</sub> )	+4.5 V to +5.5 V
ower Dissipation (P <sub>DD</sub> )	1 W
mbient Operating Temperature (T <sub>A</sub> Commercial)	0° to +70°C
	-55° to +125°C
mbient Operating Temperature (T <sub>A</sub> Military)	

The power dissipation figure is based on typical internal logic dissipation plus the worst case set of outputs simultaneously active with maximum rated loads.

Table 14: ABSOLUTE MAXIMUM RATINGS

	224-701
DC Supply Voltage (V <sub>DD</sub> )	-0.3 to +7.0 V
Input Voltage (V <sub>IN</sub> )	-0.3 to V <sub>pp</sub> +0.3 V
DC Input Current (I <sub>IN</sub> )	-10 to +10 mA
	-65° to +150°C
Storage Temperature, ceramic (T <sub>STG</sub> )	-40° to +125°C
Storage Temperature, plastic (T <sub>STG</sub> )	

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliablility.

### **FUNCTIONAL DESCRIPTION**

The DARF64 provides an address and data path to link a CPU to a VMEbus, including the logic required to perform data transfers as a master or a slave on local or VMEbus. Transmit and receive paths of the DARF64 each run in one of two operating modes: atomic or decoupled. In atomic mode, a cycle initiated on one port of the DARF64 does not finish until the DARF64 has initiated and completed that cycle on its other port. The decoupled mode allows cycles on one port to be completed and queued within the DARF64 for later dispatch to the other port. The decoupled mode has inherently higher transfer rates than the atomic mode.

### **Memory Map**

The DARF64 is a two port device with 32-bit addressing and 32-bit data on each port. The 4 Gbyte memory maps are different for each port. A cycle that is generated to select the VMEbus port of the DARF64 from a VMEbus master is generated on the local bus as a 68020-like bus cycle, with the data shifted to the byte lanes appropriate for the data size indicated in the VMEbus transfer.

A cycle generated by the local CPU for the VMEbus is signalled to the DARF64 by having the local logic assert the VMEOUT (device wants bus) input. This cycle is interpreted according to the memory map of Figure 25 to generate the appropriate cycle on the DARF VMEbus port.

The DARF64 treats the 4 Gbyte space viewed from the local port as 32 – 128 Mbyte pages numbered 0 through 31, starting from address 0. Accesses to VMEbus A24:D16 space are through the lowest 16 Mbytes of page 31 (default) or page 0 as determined by register selection. The same is true of A24:D32 transfers through the second 16 Mbytes of page 31 (default) or page 0. A24 can also be disabled entirely, causing these locations to generate A32:D32 VMEbus cycles in those address ranges.

The upper 64 Kbytes of page 31 causes A16:D16 cycles to be generated, if A16 mode is enabled (default). Otherwise, this area causes A32:D32 cycles.

The BUSSEL register within the DARF64 allows each of the 32 pages to be individually forced to generate a VSBSEL signal instead of a VMEbus access. This is useful whenever a major peripheral bus, like a VME Subsystem Bus (VSB), is present. The default setting is for all pages to generate VMEbus accesses.

Aside from the areas mentioned above, accesses with VMEOUT asserted generate A32:D32 VMEbus cycles.

### **VMEbus Master**

The DARF64 will request the VMEbus due to an atomic access begun by the CPU (indicated by the VMEOUT signal from its address decoder), due to the Transmit FIFO having write cycles pending completion, or due to the DMAC starting transfers. DMAC operation is discussed later in this data sheet. Atomic cycles include all read cycles, read-modify-write cycles, and interrupt acknowledge cycles. Write cycles are normally decoupled through the FIFOs, but the DARF64 can be programmed to perform them atomically.

When the CPU performs an access in the A16/D16 range, the DARF64 will respond to the CPU as a 16 bit device. The CPU must resize cycles if necessary. Similarly, in the A24/D16 space the DARF64 will request the CPU to split up cycles if needed. The A24/D32 space allows 32 bit transfers, while the A32 spaces are always 32 bits wide. The implied addressing space and the CPU function codes determine the data or program, and supervisory or nonprivileged aspects of the AM code.

Prior to accepting a CPU cycle for the VMEbus the address is checked against the VMEbus/VSB routing register. If the cycle address falls within the card slave image then it will be redirected to the local memory. The VMEbus/VSB routing register can be used to declare any of the 128 megabyte pages of the VME-out space to be VSB spaces. In those cases the DARF64 will select an external VSB interface instead of using its own VMEbus logic.

### **VMEbus** Slave

Independent A32 and A24 VMEbus slave images can be programmed in the DARF64, each with their own base address and size. Each image supports D32 through D08 (EO) accesses, block mode accesses, and D64 accesses in multiplexed block mode.

The A24 image can be 512K, 1M, 2M, or 4 megabytes in size and based at any multiple of its size. The A32 image can vary from 4K to 128M bytes in size, based at any 128 megabyte boundary. Access protection can be set for the A32 and A24 images, by declaring a lower section




Figure 26: DARF64 MEMORY MAP

of the image to be not accessible or read-only. The protected section can vary in size from none to 128 megabytes.

An A64 image can be created at any 4 gigabyte boundary. It is 128 megabytes large, and only supports D64 multiplexed block transfers. The access protection configured for the A32 image also applies to the A64 image.

The slave images are accessible by both the VMEbus and the local CPU, so that reads or writes by a process access the same memory location independent of which card the process is running on. CPU accesses done to the card's own slave image do not consume VMEbus bandwidth.

Other slave characteristics are locking local bus ownership for the duration of VMEbus read-modify-write cycles, and optional Late Bus Error detection on the local bus during read cycles.

#### **DMA** Controller

The CA91C064 DMAC can perform read and write transfers between the VMEbus and local memory in several different address and data modes. It is controlled through four internal registers, for the local and VMEbus addresses, transfer length, and mode.

The DMAC can be programmed to use A64, A32, or A24 addressing, in supervisor or nonprivilege mode. Any A32 or A24 address can be programmed as the VMEbus address. In A64 mode the high 32 address bits are provided from the Master A64 Base Address Register and the Lower 32 bits are provided by the DMA VMEbus Address Register.

Data transfers can be configured to occur in discrete, block or multiplexed block (D64) mode. Discrete and block modes can be further configured as D32 or D16 widths. The DMAC can be programmed to transfer up to 4 megabytes of data. It inserts addressing phases wherever necessary on local bus and VMEbus.

In order to support the high transfer rates available in MBLT mode, the CA91C064 can be programmed to use burst mode on the local bus, with a burst length of 4, 8, 16 or 32 longwords.

In the event the CA91C064 receives a BERR while the DMAC is running, DMAC operations halt and an interrupt is sent to the CPU. The current local bus and VMEbus addresses and control information are available to the CPU via status registers.

Advanced features of the CA91C064 can be used to tune DMAC and VMEbus performance. The Transmit FIFO can be configured to begin VMEbus transfers immediately upon having data, or configured to wait until the FIFO is full. The No-Release mode bit causes the DARF64 to keep ownership of the VMEbus until either the ACC requests the DARF64 to release the bus, or until the bit is turned off. The VMEbus Ownership Timer in the ACC can be used in conjuction with the NOREL bit to throttle DMAC use of the VMEbus.

### Location Monitor

Support for communication between processes is provided by the Location Monitor. It monitors the top longword address and top even word address in the A32 and A24 slave images programmed into the CA91C064. Data written to those addresses is queued in the 31 deep message FIFO. Since the slave images and Location Monitors are equally accessible by the VMEbus and the local CPU, a process does not need to know whether the process it's sending a message to is on the same card or another card.

The Location Monitor will assert an interrupt to the CPU while there are entries in the FIFO. The FIFO contents are read out through one of the CA91C064 internal registers. These entries can be used as pointers to longer data blocks in memory, or could be coded with specific meanings.

### **VMEbus** Interrupter

The Interrupter function is implemented using both ACC and CA91C064. The ACC contains the logic to assert VMEbus interrupts and detect when they are acknowledged. The CA91C064 provides the interrupt vector and assert DTACK\* when signalled to do so by the ACC.

### **VMEbus Specifications**

Characteristics of the CA91C064 can be specified using standard VMEbus mnemonics, as given in Table 15.

Table 15: VMEbus SPECIFICATIONS

Characteristic	Specification	Notes
VMEbus master	A32,A24/D32,D16,D08 (EO); A16/D16,D08(EO); UAT:RMW	By CPU. D32 transfers cannot be done in the A16 space.  Unaligned cycles and read-modify-write cycles can be
	A32,A24/D32,D16; BLT A32,A24/D64,D32,D16;	generated. By DMAC.
	BLT A64/D64 no ADO	Address only cycles are not generated.
VMEbus slave	A32,A24/D32,D16,D08(EO) BLT A32,A24/D64,D32,D16,D08(EO)	DARF64 is not an A16 slave.
,	BLT A64/D64 ADO, UAT, RMW	Address-only cycles ignored. Unaligned cycles and read-modify-write cycles accepted.
Location monitor	A32,A24/D32,D16(E);	No A64 or A16 location monitor; word transfers on odd- word boundaries and byte transfers not detected; read cycles not detected.
Interrupt handler	IH(1-7),D08(O)	In conjunction with the ACC
Interrupt generator	I(1-7),D08(O);ROAK	In conjunction with the ACC

### Decoupling

The natural mode of the CA91C064 is decoupled, in which entire write cycles (the data, address, and all relevant control signals) are immediately captured into a 15 deep queueing FIFO. One FIFO is provided for local to VMEbus writes, while another independent FIFO processes cycles received from the VMEbus. Once the write cycle is captured the originating bus is acknowledged, thereby immediately releasing it for use by another master. Whenever there are cycles pending in the FIFO, the destination end of the FIFO will request its bus and perform the cycle according to the address and control signals stored with the data. Read, read-modify-write, and interrupt acknowledge cycles are atomic, and are routed around the FIFOs. The CA91C064 can also be programmed to process write cycles in atomic mode.

When an atomic cycle occurs, the CA91C064 performs the cycle in a direct-connected mode, so that the address, data, DTACK and BERR signals are connected between the local bus and the VMEbus, and the VMEbus is in use until the local cycle ends. To preserve data integrity, atomic cycles are not performed until all write cycles queued ahead of the atomic cycle are completed.

Error recovery mechanisms are available in decoupled mode, so that if the VMEbus cycle generator receives a BERR in response to its write cycle, all information about the cycle will be stored in diagnostic registers, and an interrupt sent to the CPU. The CA91C064 will stop servicing the Transmit FIFO until the CPU has cleared the error, so that data ordering remains under control of the application.

### **MBLT Transfers**

The multiplexed block transfer (MBLT, or D64) mode is a newly defined capability of the VMEbus. It takes advantage of the address bus being otherwise idle during block transfer. An additional 32 bits of data is sent on the 31 address lines and the LWORD\* signal so that a double longword is transferred on each data strobe – DTACK\* handshake. Specific AM codes are used to identify MBLT cycles.

MBLT cycles use the same signal timing as standard block transfers, but double the bandwidth. The conversion between each D64 transfer within an MBLT block on the VMEbus and the local bus is performed by converting it to a pair of longwood local cycles, which are considered indivisible.

#### Local Burst Mode

The CA91C064 provides a new burst mode on the local bus, that can be enabled and configured for 4 to 32 longword bursts in the Mode Control register. The timing is similar to that used by the 68030: the CA91C064 will begin the cycle with normal address and data strobe assertion, but will identify it as a burst by using function code 3. The memory controller can throttle the burst by using DSACK1 as the synchronous acknowledge for each transfer in the burst.

Read cycles are performed at one clock per transfer during the burst, while write cycles use two clocks each. The CA91C064 will use bursts when reading from local memory under DMAC control, and when sufficient data within a block is detected in the Receive FIFO for a write burst.

### A64 Addressing

A64 data transfers use the address and the data bus in parallel to perform a 64 bit address broadcast phase, followed by data transfer cycles. The DMAC in the CA91C064 can originate A64/D64 read or write transfers, and an A64 slave image that accepts A64/D64 blocks can also be configured.

A64 block transfers are implemented for use in distributed VMEbus or VMEbus/Futurebus+ systems, where the high 32 address bits can be used to route data blocks between appropriate subsystems. Within a subsystem, several cards can have independent A64 base addresses defining their global address.

### **Bi-mode**

BI-mode is used to isolate a card from activity on the VMEbus. While the CA91C064 is in BI-mode, it will not respond to a CPU request for access to the VMEbus, and will not respond to any attempted VMEbus access to its slave images.

The BI-mode protocol is used to support card and system testing, parking of standby cards; and isolation of failed cards. The BIMODE input to the CA91C064 is supplied by the CA91C014 ACC, which asserts it after reset, when IRQ1\* is configured as the system BI-mode line and becomes asserted, or when a local control bit is asserted.

The protocol to exit BI-mode is a write access to the CA91C064 location monitor.

### 68040 and RISC Support

The CA91C064 is also designed to work with 68040. In this mode, it will accept 68040 local bus timing and perform the data and control signal multiplexing required to interface the 68040 to the VMEbus. 68030 timing will still be used when the CA91C064 accesses local memory. When processors other than the 680x0 series are used, functions such as byte swapping logic and dynamic bus sizing can be selectively disabled if appropriate.

# 68040 Mode

The 68040 support provided by the DARF64 includes turning off dynamic bus sizing and a synchronous local bus interface that permits direct signal connection. These signals are;

- 1. TS connected to AS
- 2. TA to DSACK0
  - 3. TEA to BERR

In order to invoke this 68040 mode DS must be grounded on the local bus, this signal is sampled after the reset sequence. However, when the DARF64 becomes local bus master it generates 68030 timing.

### Test and Diagnostics

Three levels of user test support are provided in the CA91C064: at the lowest level, a specific combination of signals asserted at the time of RESET negation will put the CA91C064 into a transparent mode. A card edge tester can then access all devices on the card's local bus, such as Flash EPROM and interrupt handlers for programming or testing.

Second level test functions allow the local CPU to test address and data paths and control logic in the CA91C064, through use of a loopback mode, manual shifting of the Transmit and Receive FIFOs, and readback of FIFO contents.

Diagnostic functions available during system operation are a set of registers that capture the address, data, and control signals of any decoupled write cycles performed by the CA91C064 for which a Bus Error was received. The CPU is interrupted, and may read back the cycle details to retry it or determine whether the cycle was correct.

#### **Performance**

Performance of a VMEbus card can be defined using three standard configurations. The sustained data transfer rates the CA91C064 is targeted to achieve using MBLT mode, on a 25 MHz card with local bus burst mode, are noted below. Peak transfer rates can be higher due to FIFO activity.

- Card under worst case conditions acting as a master with an ideal VMEbus slave.
  - 61 megabytes per second MBLT writes
  - 45 megabytes per second MBLT reads
- Card under worst case conditions responding as a slave to an ideal master.
  - 50 megabytes per second MBLT writes
- 3. Write cycles between two cards under nominal conditions.
  - 50 megabytes per second

Non-multiplexed block transfer rates would be between half and two-thirds the above rates. Read cycle performance is primarily determined by the arbitration time for the VMEbus and the slave card local bus.

### DARF64 REGISTER DESCRIPTIONS

The CA91C064 contains twenty registers used to access control and status bits, DMA functions and other utilities. All registers are 32 bits wide and are only accessible as longwords, although not all bits are always used. If the value read from a register is different than the value written to, or stored in the register, then read and write values are individually described. Otherwise, no distinction is made. Bits that are not used have defined values, and may be used in future versions of the DARF64. It is recommended that such unused bits be set to zero to maximize the probability of future firmware compatibility.

Values written to read only bits have no effect. It is recommended that only zero values be written in such cases, to ensure compatibility with future versions of the DARF64 which may use these bits to provide additional features.

In the following tables

R = Read only

U = Undefined

R/W = Read/Write

Table 16: DARF64 REGISTER SUMMARY

Offset from DARF64 Basic Address	Name	Register Function			
4CH	DMAVTG	DMA VMEbus transfer count register			
48H	/tag	Local address generator register			
44H	MA64BAR	Master A64 base address register			
40H	SA64BAR	Slave A64 base address register			
зсн	MODE	Mode control register			
38H	LMFIFO	Location monitor FIFO read port			
34H	TXCTL	Transmit FIFO control bits output latch			
зон	TXADDR	Transmit FIFO address output latch			
2CH	TXDATA	Transmit FIFO data output latch			
28H	APBR	Access protect boundary register			
24H	IVECT	VMEbus interrupter vector register			
20H	BUSSEL	VMEbus/VSB select register			
1CH	RXCTL	Receive FIFO control bits, for self tests			
18H	RXADDR	Recieve FIFO address bits, for self tests			
14H	RXDATA	Recieve FIFO data bits, for self tests			
10H -	VMEBAR	VMEbus slave base address register			
0CH	DCSR	Control and status register			
08H	DMATC	DMA transfer count register			
04H	DMAVAR	DMA VMEbus address register			
00H	DMALAR	DMA local address register			

# Table 17: DMA VMEbus TRANSFER COUNT REGISTER

	Register Number: 4CH
Register Name: DMAVTC	

Function				
Not Used	<u> </u>			
Not Used (4 bits)	DMA VMEbus Transfer Count			
DMA VMEbus Transfer Count continued				
DMA VMEbus Transfer Count continued				
	Not Used  Not Used (4 bits)  DMA VMEbus Transfer Count continued			

Name	Туре	Condition after Reset	State	Function
DVTC19 - 00	R/W	U	0	The number of VMEbus cycles remaining to perform in the programmed DMA transfer.

# Table 18: LOCAL ADDRESS GENERATOR REGISTER

	Register Number: 48H
Register Name: LAG	

Bits	Function	1
31 – 24	Not Used (5 bits)	Local Address Generator Value
23 – 16	Local Address Generator Value continued	· .
15 – 08	Local Address Generator Value continued	
07 – 00	Local Address Generator Value continued	

Name	Туре	Condition after Reset	State	Function
LAG26 - 00	R/W	U	0	This is the next local address to be used in block mode transfers received from the VMEbus, either as a slave or by DMAC transfers from the VMEbus to local memory.

# Table 19: MASTER A64 BASE ADDRESS REGISTER

	PACISTER NUMBER: 44A
Register Name: MA64BAR	Register Number: 44H
Dogietor Name' MADADAD	<del>-</del>
Ledigle manio	
	000000000000000000000000000000000000000
<del></del>	

Function	
A63 – A56 address bits for Master A64 Base Address	
A55 - A48 address bits for Master A64 Base Address	
A47 – A40 address bits for Master A64 Base Address	
A39 - A32 address bits for Master A64 Base Address	<u> </u>
_	A63 – A56 address bits for Master A64 Base Address A55 – A48 address bits for Master A64 Base Address A47 – A40 address bits for Master A64 Base Address

Name	Туре	Condition after Reset	State	Function
MA64B31 - 00	R/W	U	0	A64 - A32 address bits during master A64 transfers.

# Table 20: SLAVE A64 BASE ADDRESS REGISTER

	Register Number: 40H
Register Name: SA64BAR	

Bits	Function
31 – 24	A63 - A56 address bits for Slave A64 Base Address
23 – 16	A55 – A48 address bits for Slave A64 Base Address
15 – 08	A47 – A40 address bits for Slave A64 Base Address
07 – 00	A39 – A32 address bits for Slave A64 Base Address

Name	Туре	Condition after Reset	State	Function
SA64B31 - 00	R/W	U	0	This parameter defines the base address for slave A64 accesses.

# Table 21: DARF64 MODE CONTROL REGISTER

Register Name: MODE Register Offset: 3CH	

Dite	<u> </u>			Fu	nction			
Bits	DARFEN	Not Used		DMABEN	RMCPIN	BUSSIZ	SWAP	040
31 - 24		NOREL	FILL	DMAA64	MBLT	BLT	BLT32	DMARD
23 – 16	DPRIV		, ice	RXATOM	TXATOM	A24SLVEN	DMA24	BERRCHK
15 – 08	FIFOBEN	BLEN			A24DI	A16DI		VINEN
07 - 00	TASCON	A24P0	LPBK	DISRX	AZ4UI	700		

Name	Туре	Condition after Reset	State	Function
DARFEN	R/W	0		Enables DARF64 functions that operate differently in DARF32
		۰	0	Disabled Enabled
DMABEN	P/W	0		DMA local bus burst enable Burst mode disabled for DMA Burst mode enabled for DMA
RMCPIN	R/W	0	0	RMC pin configuration CPU RMC signal is configured as an output VMEbus RETRY signal is configured as an input
BUSSIZ	R/W	» o	1 0	Dynamic bus sizing request enable Enable sizing requests to CPU, implement D16 space Disable sizing requests to CPU, set VMEbus to all D3
SWAP	R/W	1	0	Word swap enable Disable word swapping Enable word swapping
040	R	0	0	68040 mode DARF64 is not in 68040 mode DARF64 is in 68040 mode
DPRIV	R/W	1	0 1	DMAC privilege type for VMEbus cycles DMAC uses non-privileged AM codes DMAC uses supervisory AM codes
NOREL	R/W	0	0 1	VMEbus no-release mode  DARF64 will release VMERQ when done  DARF64 will keep VMERQ asserted until VMEGR is negated or until this bit is cleared

Table 21: DARF64 MODE CONTROL REGISTER CONT

Name	Туре	Condition after Reset	State	Function
FILL	R/W	0	0	Transmit FIFO fill mode Request VMEbus when any entries are in the FIFO If DMA is running, wait for FIFO full before requesting VMEbus. If DMA is not running, same as FILL=0
DMAA64	R/W	0	0 1	A64 mode control for the DMA  DMA uses DMA24 bit to set A24 or A32 mode  DMA uses A64 mode and Master A64 Base Addr Reg
MBLT	R/W	0	0	Multiplexed block transfer mode DMAC control  DMAC closes not use MBLT mode  DMAC uses MBLT mode
BLT	,R/W	0	0	Non-miltiplexed block transfer mode control for DMAC DMAC does not use BLT mode DMAC uses BLT mode
BLT32	R/W	1	0 1	Data size for DMAC in non-block and BLT block modes DMAC uses D16 transfers DMAC uses D32 transfers
DMARD	R/W	0	0	DMAC read or write mode  DMAC transfers from local memory to VMEbus  DMAC transfers from VMEbus into local memory
FIFOBEN	R/W	1	0	Receive FIFO burst enable Disable burst mode for receive FIFO Enable burst mode for receive FIFO
BLEN 14-13	R/W	0	0 1 2 3	Local bus maximum burst length 4 longwords 8 longwords 16 longwords 32 longwords
RXATOM	R/W	0	0	Receive FIFO Atomic/Decoupled RX FIFOs used in decoupled mode RX FIFOs bypassed (Atomic mode)
TXATOM	R/W	0	0	Transmit FIFO Atomic/Decoupled TX FIFOs used in decoupled mode TX FIFOs bypassed (Atomic mode)
A24SLVEN	R/W	0	0	A24 slave image enable Image will not respond Image is enabled

Table 21: DARF64 MODE CONTROL REGISTER CONT

Name	Туре	Condition after Reset	State	Function
DMA24	R/W	0		DMA destination address size
			0	DMA operates as A32 master
			1	DMA operates as A24 master
BERRCHK	R/W	0		Local late bus error enable
<b>52</b> ,			0	No extra delay inserted
			1	1 clock local delay inserted to check for late BERR
				from RAM
TASCON	R/W	0		AS* modifier for RMW cycles
IASCON	''''	Ŭ	0	AS negated between every VMEbus cycle
			1	AS* not negated between cycles while CPU RMC
				is asserted
	R/W	0		VMEbus A24 space address
A24P0	LVAA	v		A24 space located at F800.0000
		4	1	A24 space located at 0000.0000
LPBK	R/W	<b>°</b>	***	Loopback enable bit
			0	No loopback Loopback through FIFOs enabled
		<u> </u>	1	
DISRX	R/W	<b>`</b> 0		Receive FIFO disable bit
		<i>"</i>	0	Normal operation
		<b>&gt;</b>	1	FIFO emptied by RXSHFT control bit only
A24DI	R/W	0		Page 0 VMEbus A24 disable bit
A2401			0	A24 responds per A24P0 bit
			1	A24 disabled if in page 0
44001	R/W	0		VMEbus A16 disable bit
A16DI	70.44		0	VMEbus A16 located at FFFF.0000
			1	A16 space disabled
PROT	R/W	0		Access protection type
			0	Write protection only
			1	Read and write protection
VINEN	R/W	0		Slave images enabling
			RO	All slave images are disabled
	-		R1	All programmed images enabled
			wo	Disable all slave images
			W 1	Enable all programmed images

Table 22: LOCATION MONITOR FIFO READ PORT

Register Name: LMFIFO Register Number: 38H

Bits	Function
31 – 24	LM (Location Monitor FIFO Output Stage Data) Byte 3
23 – 16	LM (Location Monitor FIFO Output Stage Data) – Byte 2
15 – 08	LM (Location Monitor FIFO Output Stage Data) – Byte 1
07 – 00	LM (Location Monitor FIFO Output Stage Data) – Byte 0

Name	Туре	Condition after Reset	State	Function
LM 31 - 00	R	U		Data at output stage of Location Monitor FIFO

Table 23: TRANSMIT FIFO AM CODE and CONTROL BIT LATCH

Register Name: TXCTL Hegister Number: 34A				
Bits		Function		
31 – 24	Not Used	*		
23 – 16	Not Used			

15 – 08	Not Used						*	
07 – 00	TCTL 7	TCTL 6	TCTL 5	TCTL 4	1000,00000	9999997 ~	TCTL 1	TCTL 0

				<del></del>		
Name	Туре	Condition	State		Function	
		after Reset				
TCTL 7	R	U		MBLT transfer	type flag	
			0		not part of an MBI	
				This transfer is	part of an MBLT b	lock
TCTL 6	R	U 🌸		BLT transfer ty		
, , , , ,			0/		not part of a BLT I	
			<b>7</b> 71	This transfer is	part of a BLT bloc	<u>k</u>
TCTL 5, 4	R	/ B. V		Transfer size		
10.25,	.000		0, 0	Langword		
			0, 1	Byte		
	~		1,0	Word		
	**	>	1, 1	Tri-byte		
TCTL 3, 2	R	U		Address space	•	
		]	0, 0	A32		
			0, 1	Reserved		
			1,0	A16		
			1, 1	A24		
TCTL1	R	U		Privilege level	of transfer	
			0	User		
			1	Supervisor		
TCTL 0	В	U		Data type:	CPU Transfer	DMA Transfer
			0		Program	MBLT
			1		Data	BLT or non-block
		<u> </u>		1		

# Table 24: TRANSMIT FIFO ADDRESS OUTPUT LATCH

Register Name: TXADDR Register Number: 30H

Function	
Transmit FIFO Address Lane Output Stage - Byte 3	<u> </u>
Transmit FIFO Address Lane Output Stage - Byte 2	
Transmit FIFO Address Lane Output Stage - Byte 1	
Transmit FIFO Address Lane Output Stage - Byte 0	
	Transmit FIFO Address Lane Output Stage - Byte 3  Transmit FIFO Address Lane Output Stage - Byte 2  Transmit FIFO Address Lane Output Stage - Byte 1

Name	Туре	Condition after Reset	State	Function
TADDR 31 – 00	, R	U	Allea.	Address at transmit FIFO stage for discrete or non-block  DNA transfers. D63 – D32 data during multiplexed block transfers.

Table 25: TRANSMIT FIFO DATA OUTPUT LATCH

	Register Number: 2CH
Register Name: TXDATA	

Bits	Function
31 – 24	Transmit FIFO Data Lane Output Stage – Byte 3
23 – 16	Transmit FIFO Data Lane Output Stage - Byte 2
15-08	Transmit FIFO Data Lane Output Stage - Byte 1
07 – 00	Transmit FIFO Data Lane Output Stage - Byte 0
07 - 00	Halshittii O Data 2010 0 7

Name	Туре	Condition after Reset	State	Function
TDATA 31 - 00	R	U		Data at transmit FIFO data lane output stage.  During D64 cycles this will be D31 - D00.

Table 26: ACCESS PROTECT BOUNDARY REGISTER

Bits		Function
31 – 24	Not Used	
23 – 16	Not Used	
15 – 08	Not Used	
07 – 00	Not Used (4 bits)	APB03 APB02 APB01 APB00

Name	Туре	Condition after Reset	State	Function
APB03 - 00	R/W	0		Access protection boundary; protection enforced below this boundary on slave VMEbus image
			0	No protection Lower 64 KB
			2/	Lower 128 KB
			3	Lower 256 KB
			4	Lower 512 KB
			5	Lower 1 MB
			6	Lower 2 MB
			7	Lower 4 MB
	*	•	8	Lower 8 MB
			9	Lower 16 MB
			Α	Lower 32 MB
			В	Lower 64 MB
			С	Lower 128 MB
			D	Lower 128 MB
			E	Lower 128 MB
			F	Lower 128 MB

Table 27: VMEbus INTERRUPTER VECTOR REGISTER

Regis	ster Name: IVECT	Register Number: 24H
Bits		Function
31 – 24	Not Used	
23 – 16	Not Used	
15 – 08	Not Used	
07 – 00	IVECT (Interrupt Vector)	

Name	Туре	Condition after Reset	State	Function
IVECT 07 - 00	R/W	U	4	VMEbus interrupt vector bits

Table 28: VMEbus/VSB BUS SELECT REGISTER

Register Number: 20H
Register Name: BUSSEL Hegister Number: 2011

Bits	Function
31 – 24	VSBEN (VMEbus/VSB Data Transfer Cycle Routing Bits) – Byte 3
23 – 16	VSBEN (VMEbus/VSB Data Transfer Cycle Routing Bits) - Byte 2
15 – 08	VSBEN (VMEbus/VSB Data Transfer Cycle Routing Bits) - Byte 1
07 – 00	VSBEN (VMEbus/VSB Data Transfer Cycle Routing Bits) - Byte 0

Name	Туре	Condition after Reset	State	Function
VSBEN31 00	R/W	0		VMEbus/VSB select bits, one for each of the 32 by 128 Mbyte pages (refer to Address Range Map below) VMEbus selected
•			1	VSB selected

Bit	Address Range Mapped	Blt	Address Range Mapped
0	0000.0000 -07FF.FFFF	16	8000.0000 - 87FF.FFFF
1	0806-8000 - OFFF.FFFF	17	8800.0000 - 8FFF.FFFF
2.//	1980.0000 - 17FF.FFFF	18	9000.0000 - 97FF.FFFF
<b>%</b>	1800.0000 - 1FFF.FFFF	19	9800.0000 - 9FFF.FFFF
4	> 2000.0000 - 27FF.FFFF	20	A000.0000 - A7FF.FFFF
5	2800.0000 - 2FFF.FFFF	21	A800.0000 - AFFF.FFFF
6	3000.0000 - 37FF.FFFF	22	B000.0000 - B7FF.FFFF
7	3800.0000 - 3FFF.FFFF	23	B800.0000 - BFFF.FFFF
8	4000.0000 - 47FF.FFFF	24	C000.0000 - C7FF.FFFF
9	4800.0000 - 4FFF.FFFF	25	C800.0000 - CFFF.FFFF
10	5000.0000 - 57FF.FFFF	26	D000.0000 - D7FF.FFFF
11	5800.0000 - 5FFF.FFFF	27	D800.0000 - DFFF.FFFF
12	6000.0000 - 67FF.FFFF	28	E000.0000 - E7FF.FFFF
13	6800.0000 - 6FFF.FFFF	29	E800.0000 - EFFF.FFFF
14	7000.0000 - 77FF.FFFF	30	F000.0000 - F7FF.FFFF
15	7800.0000 - 7FFF.FFFF	31	F800.0000 - FFFF.FFFF

# Table 29: RECEIVE FIFO CONTROL REGISTER

Register Name:: RXCTL Register Number:: 1CH

			Fu	nction	
Not Used					
Not Used				499	· · · · · · · · · · · · · · · · · · ·
Not Used					RCTL 8
RCTL 7	RCTL 6	RCTL 5	RCTL 4	WWW. WW.	RCTL 0
	Not Used Not Used	Not Used Not Used	Not Used Not Used	Not Used  Not Used  Not Used	Not Used  Not Used  POTL 2   BCTL 2   BCTL 1

	·			
Name	Туре	Condition after Reset	State	Function
RCTL 8	R	U	0 7	Flags the start of a block in the FIFO This cycle is <i>not</i> the start of a block This cycle is the start of a block
RCTL 7	R	U	0/	Identifies the entry as being part of an MBLT block This cycle is <i>not</i> part of an MBLT block This cycle is part of an MBLT block
RCTL 6	R	Ü	0	Identifies the entry as being part of a BLT block This cycle is <i>not</i> part of a BLT block This cycle is part of a BLT block
RCTL 5, 4	R	U	x, x	Address bits 1, 0 for this transfer A01, A00
RCTL 3, 2	R	U	0, 0 0, 1 1, 0 1, 1	Data size  Longword  Byte  Word  Tri-byte
RCTL 1, 0	R	U	0, 0 0, 1 1, 0 1, 1	Receive FIFO TC1, 0 output bits User program space User data space Supervisor program space Supervisor data space

Table 30: RECEIVE FIFO ADDRESS REGISTER

Register Number: 18H
Register Name: RXADDR

Function	1
Receive FIFO Address Lane Output Stage - Byte 3	
Receive FIFO Address Lane Output Stage - Byte 2	- Allen - Land
Receive FIFO Address Lane Output Stage - Byte 1	
Receive FIFO Address Lane Output Stage - Byte 0	
	Receive FIFO Address Lane Output Stage – Byte 3 Receive FIFO Address Lane Output Stage – Byte 2 Receive FIFO Address Lane Output Stage – Byte 1

Name	Туре	Condition after Reset	State	Function
RADDR 31 – 00	R	U		Receive FIFO output address, except during multiplexed block data transfers in which case D63 – D32 are provided here.  Upper address bits are zeroed according to the size of slave image programmed that accepted the transfer. No zeroing effect on data received during MBLT transfers.

Table 31: RECEIVE FIFO DATA REGISTER

Register Name: RXDATA Register Number: 14H

Function
Receive FIFO Data Lane Output Stage – Byte 3
Receive FIFO Data Lane Output Stage – Byte 2
Receive FIFO Data Lane Output Stage - Byte 1
Receive FIFO Data Lane Output Stage - Byte 0

Name	Туре	Condition after Reset	State	Function
RDATA 31 - 00	R	υ		Receive FIFO output data

# Table 32: VMEbus BASE ADDRESS REGISTER

Bits				Fu	nction		
31 – 24	Not Used						
23 – 16	Not Used	A24SIZ	(2 bits)	A24BA	(5 bits)	444	
15 – 08	Not Used	(7 bits)			*		A32SIZ
07 – 00	A32SIZ a	ntinued (4 bit	s)	A32BA	(5 bits)		<u> </u>

Name	Туре	Condition after Reset	State	Function
A24SIZ	R/W	U		Sets size of A24 slave image
,			4	1M
			2	* 2M
			3,0	4M
	R/W	U		Sets base address of A24 slave image. Programmed
//	į			size of the image will force bits 17 & 16 to zero as
		<b>《</b>		appropriate. Bits 20 - 16 will be compared against
		<b>*</b>		VMEbus address bits A23 – A19.
A32SIZ	R/W	U		Sets size of A32 slave image
AOZOIZ		<b>*</b>	0	4K
			1	8K
			2	16K
			3	32K
		•	4	64K
			5	128K
	1		6	256K
			7	512K
	1		8	1M
			9	2M
			A	4M ·
			В	8M
			С	16M
			D	32M
	-		E	64M
	- [		F	128M

Table 32: VMEbus BASE ADDRESS REGISTER CONT

Name	Туре	Condition after Reset	State	Function
A328A	R/W	U		Sets base address of A32 image
,1023.			0	0000.0000
			1	0800.0000
			2	1000.0000
			3	1800.0000
			4	2000.000
			5	2800,000
			6	3000.0000
			7	3800.0000
		1	8 🍪	4000,0000
			9 🦠	4800.0000
			A	5000.0000
•			В	5800.0000
		«	c 🆠	6000.0000
			D2	6800.0000
	Ì		1 ,	7000.0000
			F	7800.0000
		<b> </b>	10	8000.0000
			11	8800.0000
		y ×	12	9000.0000
			13	9800.0000
			14	A000.0000
		į	15	A800.0000
		1	16	B000.0000
			17	B800.0000
			18	C000.0000
	1 .		19	C800.0000
			1A	D000.0000
			1B	D800.0000
			1C	E000.0000
			1D	E800.0000
			1E	F000.0000
			1F	F800.0000

Table 33: CONTROL and STATUS REGISTER

Register Name: DCSR Register Number: 0CH
--

Bits				Fu	nction			
31 – 24	Not Used				DEVICE	*		
23 – 16	Not Used					Allen		CERR
15 - 08	TXSHT	RETRY	RMCERR	A64BARDY	BARDY	RXSHFT	RXRST	TXRST
	RXHD	TXHD	DLBER	1	LBERR	VBERR	DONE	DMAGO
07 – 00	RXHU	IVUD	DEBER		- 3		<u> </u>	

Name	Туре	Condition after Reset	State	Function
DEVICE 3 - 0	R	1	000 <b>6</b> 0 <del>0</del> 01	These bits indicate the device type  DARF32  DARF64
CERR	R/W	U	0 1	Configuration error: asserts VMEINT while 1. Clear by writing 0 to this bit.  No conflicting configurations set Incompatible options are set
TXSHFT	F/W	0	R W 0 W 1	Transmit FIFO shift Clears self; always reads zero No effect Tx FIFO shifts one forward
RETRY	R/W	0	0	State of VMEbus RETRY* signal during last failed cycle Not asserted Asserted
RMCERR	R/W	0	0	RMC cycle lockup flag  Last BERR was not issued due to RMW lockup  Last BERR was issued due to RMW lockup
A64BARDY	R	0	0	A64 base address ready flag MA64BAR and SA64BAR registers not programmed ye Master and slave A64 base addresses are programmed
BARDY	R	0	0	VMEbus base address ready BAR not programmed yet BAR ready
RXSHFT	R/W	0	R W 0 W 1	Receive FIFO shift Clears self; always reads zero No effect Rx FIFO shifts one forward

Table 33: CONTROL and STATUS REGISTER CON'T

R/W	0		Receive FIFO reset
			A
		R	Clears self; always reads zero
		wo	No effect
		W 1	Resets entire receive FIFO
R/W	0		Transmit FIFO reset
		R	Clears self; always reads zero
		wo	No effect
		W 1	Resets entire transmit FIFO and any VME-out cycle in progress
B	0		Receive FIFO status
''		00000	Receive FIFO is empty
			Receive FIFO has entries
р	0 💸		Transmit FIFO status
"		<b>\</b> \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Transmit FIFO is empty
		<b>1</b>	Transmit FIFO has entries
R/W	<b>2</b>		DMA Local Bus Error indicator; asserts VMEINT pin while 1
		R O	No error indicated
	ľ	ł	DMA received a local bus error
***	>		Clears DLBER indicator
	•	W 1	No effect
P	0		Location Monitor FIFO status;
"			asserts LMINT pin while 1
		0	LM FIFO is empty
		1	LM FIFO has entries
DAM	0		Local KBERR received while in decoupled mode;
LVVV			asserts VMEINT pin while 1
		RO	No error indicated
		R1	Local bus error received
			Clears LBERR indicator
		W 1	No effect.
. R/W	0		VMEbus BERR* received while in decoupled mode; freezes TxFIFO and asserts VMEINT pin while 1
		D O	No error indicated
			VMEbus BERR* received
		1	Clears VBERR indicator
		l .	No effect.
	R R/W	R/W 0	R 0 0 1 1 R/W 0 R0 R1 W0 W1 R1 W0 W1 R1 W0 W1

Table 33: CONTROL and STATUS REGISTER CONT

Name	Туре	Condition after Reset	State	Function
DONE	R/W	0		DMA Done indicator; asserts VMEINT pin while 1
DONE			R 0	DMA not done yet
			R 1	DMA finished or stopped by GPU; not set if stopped due to BERR*
			W 0	Clear DONE bit
			<b>W</b> 1	No effect
DMAGO	R/W	0		DMA Ga bit
DIVIAGO	'"		R O	DMA is stopped; by self or CPU
			R1	DMA is running
			wo.	DMA stop request
			W 1	Starts DMA

Table 34: DMA TRANSFER COUNT REGISTER

Register Name: DMATC

Bits	Function						
31 – 24	Not Used	<u> </u>					
23 – 16	Not Used (4 bits)	DTC (DMA Transfer Count)					
15 – 08	DTC (DMA Transfer Count) continued						
07 – 00	DTC (DMA Transfer Count) continued (20 bits)						

Name	Туре	Condition after Reset	State		Function
DTC19 - 00	R/W	U		transfers to perform,	specifies the number of VMEbus as summarized below.
(Note 1)				DMA Mode	Register Value
				Non-block, D16 Non-block, D32 BLT, D16 BLT, D32 MBLT	Words Longwords Words Longwords Longwords: bit 0 is read-only value 0, since MBLT VMEbus transfers are double longword

Note 1: DTC19-12 are only used when the DARFEN (Bit 31 in DARF64 Mode Control Register) is set.

07 - 00

# Table 35: DMA VMEbus ADDRESS REGISTER

DVA (DMA VMEbus Address) - Byte 0

Bits	F	unction
31 – 24	DVA (DMA VMEbus Address) – Byte 3	
23 – 16	DVA (DMA VMEbus Address) – Byte 2	
15-08	DVA (DMA VMEbus Address) – Byte 1	
	Address Date O	

Name	Туре	Condition after Reset	State	Function
DVA 31 - 01	R/W	U	*	DMA VMEbus address bits 31 – 01
DVA 00	. R	0	0	

Table 36: DMA LOCAL ADDRESS REGISTER

Register Name: DMALA	Register Number: 00H

Bits	Fur	nction		
31 – 24	Not Used (5 bits)	DLA (DMA Local Address)		
23 – 16	DLA (DMA Local Address) - Byte 2			
15-08	DLA (DMA Local Address) - Byte 1			
07 – 00	DLA (DMA Local Address) - Byte 0	0		

Name	Туре	Condition after Reset	State	Function
DLA 26 - 01	R/W	U		DMA local address bits 26 to 01
DLA 00	R	0	0	DMA local address bit 00 is always 0

### ADDRESS MODIFIER CODES

Table 37: MASTER ACCESS AM CODES

Local Bus Function Type	KFC2-0 Code	Address Space	VME AM Code	VMEbus Address Modifier Function
	1	A16	29	Short non-priviledged data access
User data	2	A16	2A	Short non-priviledged program access
User Program	5	A16	2D	Short supervisory data access
Supervisor Data Supervisor Program	6	A16	2E	Short supervisory program access
User Data	1	A24	39	Standard non-priviledged data access
	2	A24	3A	Standard non-priviledged program access
User Program Block Transfer	3	A24	38	Standard non-priviledged 64-bit block transfe
Block Transfer	3	A24	3B	Standard non-priviledged block transfer
Block Transfer	3	A24	3C	Standard supervisory 64-bit block transfer
Block Transfer	3	A24	3F 🗞	Standard supervisory block transfer
Supervisor Data	5	A24	3D. "	Standard supervisory data access
Supervisor Program	6	A24	3E.	Standard supervisory program access
User data	1	A32	09 0A	Extended non-priviledged data access
	2	A32	OA.	Extended non-priviledged program access
User program Block Transfer	3	A32	98 0B	Extended non-priviledged 64-bit block transfer
	3	A32	0B	Extended non-priviledged block transfer
Block Transfer Block Transfer	3	A32	N, °oC	Extended supervisory 64-bit block transfer
Block Transfer	3	A32	, oF	Extended supervisory block transfer
	5	A32	0D	Extended supervisory data access
Supervisor Data Supervisor Program	6 🖋	A32	0E	Extended supervisory program access
	3	A64	00	Long non-priviledged 64-bit block transfer
Block Transfer		A64	04	Long supervisory 64-bit block transfer
Block Transfer	<del>                                    </del>	<u> </u>	2E	A16 mode enabled
CPU Space		A16 A16	0E	A16 mode disabled

Table 38: SLAVE ACCESS AM CODES

Local Bus Function	KFC2-0	Address	VME AM	VMEbus Address Modifier Function
Type	Code	Space	Code	
User data User Program Block Transfer Block Transfer Block Transfer Block Transfer Block Transfer Supervisor Data	1 2 3 3 3 5 6	A24 A24 A24 A24 A24 A24 A24	39 3A 38 3B 3C 3F 3D 3E	Standard non-priviledged data access Standard non-priviledged program access Standard non-priviledged 64-bit block transfer Standard non-priviledged block transfer Standard supervisory 64-bit block transfer Standard supervisory block transfe Standard supervisory data access Standard supervisory program access
Supervisor Program  User data User Program Block Transfer Block Transfer Block Transfer Block Transfer Supervisor Data Supervisor Program	1 2 3 3 3 3 5 6	A32 A32 A32 A32 A32 A32 A32 A32	09 0A 08 0B 0C 0F 0D	Extended non-priviledged data access Extended non-priviledged program access Extended non-priviledged 64-bit block transfer Extended non-priviledged block transfer Extended supervisory 64-bit block transfer Extended supervisory block transfer Extended supervisory data access Extended supervisory program access
Block Transfer	3	A64	00	Long non-priviledged 64-bit block transfer
Block Transfer	3	A64	04	Long supervisory 64-bit block transfer

# DARF64 CONNECTIONS to VMEbus, LOCAL BUS and CA91C014 ACC

# Table 39: DARF64 to VMEbus CONNECTIONS

The DARF64 VMEbus signals connect via buffers to the VMEbus. These signals correspond to (or are derived from) the VMEbus signals shown below.

DARF64	VMEbus		
VADDR 31 - 01	A 31 – 01		
VAM 5 – 0	AM 5 – 0		
VAS	AS*		
VASDLY	AS*		
VBERRI	BERR*		
VBERRO	BERR*		
VDATA 31 - 00	D 31 - 00		
VDS0	DS0*		
VDS1	DS1*		
VDSDLY	DS0* or DS1*		
VDTACKI	DTACK*		
VDTACKO	DTACK*		
VDTKDLY	₽TACK*		
VIACK	IACK*		
VLWORD	LWORD*		
VHMC	RMC*		
VWR	WRITE*		

# Table 40: DARF64 to LOCAL BUS CONNECTIONS

The DARF64 local bus signals connect in parallel with the same signals on the local CPU, usually a 68020 or 68030.

KADDR 31 - 00	KDSACK1
	KFC 2-0
KAS	KHALT
KBERR (	
KCLK	KRMC
KDATA 31 - 00	KSIZE 1 - 0
RDS (	KWR
WOSACKO	
RESORDITO	

Table 41: DARF64 to ACC CONNECTIONS

N 1990		T	
ACC	PGA	DARF64	PGA
BIMODE	B7	BIMODE	P6
BIREL	Q11	BIREL	S17
LBGRO	Q7	LBGR	M15
LBRQ0	N10	LBRQ	R14
VECTEN	P8	VECTEN	P13
VIACK	Q8	VIACKRO	N15
VMEGR	N8	VMEGR	L15
	P11	VMERQ	M17
VMERQ	P11	VMERQ	M17

Note: In addition to the above signals, the DARF64 may also connect to any two of the ACC local autovectored interrupt inputs, except for TOINMI and TOINMM. The DARF64 uses the two interrupts to signal location monitor accesses and general DARF64 service requests.

#### **APPLICATION NOTES**

### **System Configuration**

In order to force the CPU to retry a VME-out cycle, the DARF must have already requested the VMEbus from the ACC. The DARF waits for the VMEbus grant, then immediately negates its request without using it so that spurious bus requests do not disrupt VMEbus operation. The DARF is then ready for a new VME-out cycle.

However, if the ACC is programmed into FAIR and ROR mode, and some other card is using the bus on the same bus request level, the CPU and DARF may thrash, forever requesting and throwing away the bus grant. Avoid this configuration by using either different request levels, or by not using both FAIR and ROR modes.

### **DARF64** Initialization

Until the local CPU needs to use either the VMEbus or it's slave image of memory, the DARF does not need to be programmed. Before the DARF will perform a VMEbus cycle for the CPU, its BIMODE BI-mode signal must be deasserted. On cards using the ACC and DARF, this is accomplished by creating a VMEbus slave image using the VMEBAR register, then writing to the location monitor that exists at the top of that slave image. The DARF will assert BIREL to the ACC, which will then negate BIMODE if all other BI-mode initiator signals are negated.

For VMEbus to access dual ported memory on the card, the VMEBAR and APBR registers must be programmed, to create the slave image and initialize the access protection. The DARF must also be out of BI-mode.

The DARF defaults to decoupled mode. If the DARF receives a VMEbus BERR\*, software on the card must clear the VBERR flag in the Control and Status register before further VMEbus master accesses are possible.

### CA91C015 DARF32 Compatibility

The pin assignment is the same as that of the CA91C015 DARF and signal timing is similar. Upgrading existing CA91C015 designs to take advantage of the 64 bit transfer mode and new DMAC capabilities requires a change in control of the VMEbus buffers, while new designs could exploit the local bus burst mode.

New registers have been added to provide additional control and status bits for the new features, and some of the reserved bits in existing registers have been defined. Software written for the original DARF should be updated to ensure the new control bits are not inadvertently changed.

The CA91C064 still uses the standard handshakes with the CA91C014 ACC for acquisition and use of the local and VMEbusses and no changes are required with respect to the ACC.

### CA91C014 ACC Description

The CA91C014 ACC is the companion to the CA91C064 DARF64 and provides all the service functions required for a VMEbus interface. Utilities required on most CPU-based cards such as an interrupt handler, clock and reset generation are also provided. A brief list of CA91C014 functionality is given below.

### System Controller Functions

- Automatic SYSCON Determination
- VMEbus Arbiter
- IACK Daisy Chain Driver
- 16 MHz SYSCLK Driver

### VMEbus Utilities

- Auto-ID Logic
- VMEbus Requester
- VMEbus Interrupter
- VMEbus Interrupt Handler
- VMEbus Reset Generator

### Local Utilities

- BI-mode Controller
- Local Reset Generator
- Local Interrupt Handler
- Local Bus Arbiter/Requester
- Tick and Watchdog timers
- General purpose clocks
   (1 uS, 14 uS, 14 mS, 8 MHz, 2.4615 MHz)

The VMEbus arbiter provides four arbitration modes, including round robin, priority, and mixed arbitration modes. The VMEbus requester similarly has several request, ownership, and release modes available.

The interrupt handler processes all seven VMEbus interrupts, six local general purpose interrupts, and five dedicated level seven interrupts.

### Typical Circuit using CA91C064 DARF64

Figure 26 illustrates a typical AVICS-based VMEbus card. The core of the card is the CPU with its address decoder and memory. The VMEbus interface is supplied by the ACC, DARF64, and the external buffers and delay lines used by the DARF64. The VSB interface would be selected by the DARF64 for any transfers in a VME-out space mapped as a VSB region. Application specific logic is not normally accessible to the DARF64, but is

connected to the same local bus as the memory.

A CPU access to the VMEbus begins when the address decoder selects the AVICS interface for that address with the VMEOUT signal. The DARF64 will request the ACC to obtain the VMEbus, after which it will perform the read or write, controlling the direction of its buffers appropriately. If the CPU is accessing an address in its own VMEbus slave image, then the DARF64 will assert RAMSEL to the CPU address decoder to enable local memory instead of requesting the VMEbus.

Incoming cycles from the VMEbus, once recognized by the address decoding and protection logic in the DARF64, cause the local bus to be requested from the ACC. The ACC arbitrates between requests from the DARF64 and a possible second local bus requester. Once the DARF64 has been granted the bus, it will perform the pending atomic or decoupled cycles.





Figure 27: CA91C064 DARF64 APPLICATION CIRCUIT


### **MECHANICALS**



### Notes:


- Gold plating 50 microinches thickness over 100 microinches nominal thickness of nickel.
- Gold plating thickness is 20 microinches, minimum, over 200 microinches, minimum, of nickel, over 0.5oz. copper.
- 3. Lid may be ceramic or gold and nickel plated Kovar.
- 4. Lid is black anodized aluminum.
- 5. Base is ceramic.
- 6. Base is a printed circuit board (PCB).
- 7. Pins are Kovar or Alloy 42 plated with gold and nickel.
- 8. Pins are Kovar W/90/10 solder plate or hot solder dipped (increase B MAX by .003 inches (.08 mm) ∞pper.
- No standoff.
- 10. Extra pin is for alignment/polarity only.

### ORDERING INFORMATION and PRODUCT CODE



Newbridge Microsystems products are designated by a Product Code. When ordering, refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact our factory directly.

BI-mode is a registered trademark of DY-4 Systems Inc., denoting the Bus Isolation mode.



NEWBRIDGE MICROSYSTEMS

603 March Road, Kanata, Ontario, Canada K2K 2M5 Tel: (613) 592-0714 • 1-800-267-7231 • Fax: (613) 592-1320

Newbridge Microsystems does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any licence under its patent right nor the rights of others.

Printed in Canada

Information in this document is subject to change without notice

