

**P-CHANNEL POWER MOS FET ARRAY
SWITCHING TYPE**

DESCRIPTION

The μ PA1523 is P-channel Power MOS FET Array that built in 4 circuits designed for solenoid, motor and lamp driver.

FEATURES

- 4 V driving is possible
- Large Current and Low On-state Resistance
 $I_D(\text{pulse}) = \pm 8 \text{ A}$
 $R_{DS(on)} \leq 0.8 \Omega \text{ MAX. } (V_{GS} = -10 \text{ V})$
 $R_{DS(on)} \leq 1.3 \Omega \text{ MAX. } (V_{GS} = -4 \text{ V})$
- 2.54 mm Pitch (0.1 inch)

ORDERING INFORMATION

Part Number	Package	Quality Grade
μ PA1523H	10-Pin SIP	Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Drain to Source Voltage	V_{DSS}	-60	V
Gate to Source Voltage	$V_{GSS(AC)}$	± 20	V
Drain Current (DC)	$I_D(\text{DC})$	± 2.0	A/unit
Drain Current (pulse)	$I_D(\text{pulse})^*$	± 8.0	A/unit
Total Power Dissipation (4 circuits) $< T_c = 25^\circ\text{C}$	P_{T1}	28	W
Total Power Dissipation (4 circuits) $< T_a = 25^\circ\text{C}$	P_{T2}	3.5	W
Channel Temperature	T_{ch}	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55 to +150	$^\circ\text{C}$

* $PW \leq 300 \mu\text{s}$, Duty Cycle $\leq 10\%$



PACKAGE DIMENSIONS (in millimeters)



ELECTRODE CONNECTION

2, 4, 6, 8	GATE
3, 5, 7, 9	DRAIN
1, 10	SOURCE


PIN CONNECTION















ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain Leakage Current	I_{DSS}			-10	μA	$V_{DS} = -100\text{ V}, V_{GS} = 0$
Gate to Source Leakage Current	I_{GSS}			± 100	nA	$V_{GS} = \pm 20\text{ V}, V_{DS} = 0$
Gate to Source Cutoff Voltage	$V_{GS(\text{off})}$	-1.0		-3.0	V	$V_{DS} = -10\text{ V}, I_D = -1\text{ mA}$
Forward Transfer Admittance	$ y_{fs} $	1.0			S	$V_{DS} = -10\text{ V}, I_D = -1\text{ A}$
Drain to Source On-state Resistance	$R_{DS(on)1}$		0.6	0.8	Ω	$V_{GS} = -10\text{ V}, I_D = -1\text{ A}$
Drain to Source On-state Resistance	$R_{DS(on)2}$		0.9	1.3	Ω	$V_{GS} = -4\text{ V}, I_D = -0.8\text{ A}$
Input Capacitance	C_{iss}		800		pF	$V_{DS} = -10\text{ V}$ $V_{GS} = 0$ $f = 1.0\text{ MHz}$
Output Capacitance	C_{oss}		190		pF	
Reverse Transfer Capacitance	C_{rss}		45		pF	
Turn-On Delay Time	$t_{d(on)}$		30		ns	$I_D = -1\text{ A}$ $V_{GS} = -10\text{ V}$ $V_{DD} = -30\text{ V}$ $R_L = 30\text{ }\Omega, R_{in} = 10\text{ }\Omega$ See Fig. 1
Rise Time	t_r		30		ns	
Turn-Off Delay Time	$t_{d(off)}$		130		ns	
Fall Time	t_f		40		ns	

Fig. 1 Switching Test Circuit



TYPICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)



GATE TO SOURCE CUTOFF VOLTAGE
vs. CHANNEL TEMPERATURE

SWITCHING TIME vs. DRAIN CURRENT

