

## L-BNAD SILICON DOWNCONVERTER IC WITH AGC AMPLIFIER FOR DBS TUNER AND MOBILE COMMUNICATIONS

### DESCRIPTION

$\mu$ PC2731GS is a silicon monolithic integrated circuit designed for DBS tuner and mobile communications. This IC consists of double balanced mixer, local oscillator, IF amplifier, regulator and AGC amplifier. This means that L-band downconverter and AGC amplifier are integrated in 1 chip. This 1 chip IC is packaged in 20 pin SOP suitable for high-density surface mounting. Thus, this product contributes to produce physically-small DBS tuner and mobile communication equipments.

The  $\mu$ PC27 $\times\times$  series is manufactured using NEC's 20 GHz ft NESAT™ III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials can protect chip surface from external pollution and prevent corrosion and migration. Thus, this IC has excellent performance, uniformity and reliability.

### FEATURES

- L-Band Operation –  $f_{RF} = 0.9$  G to 2.0 GHz
- L-Band downconverter and AGC amplifier are integrated in 1 chip.
- Internal double balanced mixer minimizes carrier leak.
- 50  $\Omega$  impedance output.
- Supply voltage 5.0 V TYP.
- Circuit current –  $I_{CCTOTAL} = 69$  mA (Downconverter: 42 mA, AGC Amplifier: 27 mA)
- Packaged in 20 pin SOP suitable for high-density surface mounting.

### ORDERING INFORMATION


PART NUMBER	PACKAGE	SUPPLYING FORM
$\mu$ PC2731GS-E1	20 pin plastic SOP (300 mil)	Embossed tape 24 mm wide. Pin 1 indicates pull-out direction of tape. QTY 2.5 kp/REEL.
$\mu$ PC2731GS-E2	20 pin plastic SOP (300 mil)	Embossed tape 24 mm wide. Pin 1 indicates roll-in direction of tape. QTY 2.5 kp/REEL.

\* For evaluation sample order, please contact your local NEC sales office (Part number:  $\mu$ PC2731GS).

**Caution: Electro-static sensitive device**

The information in this document is subject to change without notice.

### PIN CONNECTIONS (Top View)



Main Feature	Device Number	f <sub>RF</sub> (GHz)	CG (dB)	NF (dB)	D <sub>AGC</sub> (dB)	G <sub>AGC MAX.</sub> (dB)	Package
50 Ω impedance output	μPC2721GR	0.9 - 2.0	21	11	–	–	8 pin SOP
High impedance output	μPC2722GR	0.9 - 2.0	18	11	–	–	8 pin SOP
<ul style="list-style-type: none"> <li>• Equipped with AGC amplifier</li> <li>• 50 Ω impedance output</li> </ul>	μPC2731GS	0.9 - 2.0	14	14	60	25	20 pin SOP








Example for DBS TUNER

The diagram illustrates a DBS Tuner circuit centered around the  $\mu\text{PC2731GS}$  chip. The input is a "1st IF signal" connected to an "RF Amp." block. The signal then passes through an "RF ATT" block, which is controlled by the "AGC Det" block. Following the attenuator is another "RF Amp." block, then a "BPF" (Band Pass Filter). The output of the BPF is fed into a multiplier block (represented by a circle with an 'X'). The multiplier also receives a signal from a "VCO" (Voltage Controlled Oscillator) block, which is preceded by a "Buff AMP" block. The VCO is controlled by a "PLL" (Phase-Locked Loop) block, which is in turn controlled by a "Prescaler" block. The PLL and Prescaler are connected to a "DATA" bus, which also provides "EN" and "CLK" signals. The output of the multiplier is fed into an "IF Amp." block, which is also controlled by the "AGC Det" block. The output of the IF Amp. is then split: one path goes to an "AGC Amp." block, and the other path goes to a "SAW filter" block. The "AGC Amp." block is controlled by the "AGC Det" block. The output of the SAW filter is fed into an "FM Demo" block, which is also controlled by the "AGC Det" block. The output of the FM Demo block is connected to an "Out" terminal and an "AFTout" terminal. The "AGC Det" block outputs an "AGC out" signal.

950-1331 (JAPAN)  
950-1450 (USA)  
950-1750 (EUROPE)  
950-2050 (EUROPE)

2

# PIN EXPLANATIONS

Pin No.	Symbol	Pin Voltage (V)	Explanation	Equivalent Circuit
1	RF input 1	2.4	① and ② pins are inputs for mixer designed as double balanced type. Either pin can be assigned for input and another for ground.	
2	RF input 2 (bypass)	2.4		
3	GND	0*	Must be connected to the system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. (Track length should be kept as short as possible.)	
4	OSC base (feedback)	2.9	Internal oscillator consist in balance amplifier. ④ and ⑤ pins should be externally equipped with tank resonator circuit in order to oscillate with feedback loop.  ⑥ pin should be grounded through coupling capacitor (e.g. 0.5 pF).  ⑤ pin is defined as open collector. This pin should be coupled through resistor or chock coil in order to adjust Q and be supplied voltage to. In case of undesired oscillation, adjust its Q lower to stabilize the operation.	
5	OSC collector	5.0		
6	OSC base (bypass)	2.9		
7	OSC OUTPUT	3.7	Oscillator output pin. Must be connected PLL synthesizer IC's input pin.	
8	NC	—	Non connection pin.	
9	V <sub>CC</sub>	5.0 ± 0.5*	AGC amplifier's power supply pin. Operates on 5.0 ± 0.5 V bias supply. Must be connected bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.	
10	GND	0*	Must be connected to the system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. (Track length should be kept as short as possible).	

\* Externally supply voltage

Pin No.	Symbol	Pin Voltage (V)	Explanation	Equivalent Circuit													
11	AGC out switch (SW control)	V <sub>sw</sub> * H: 5 V L: 0 V	<p>⑫ and ⑬ pins are outputs of AGC amplifier. These pins can be selected by V<sub>sw</sub> voltage to ⑪ pin.</p> <table border="1"><tr><th colspan="2" rowspan="2"></th><th colspan="2">AGC out pin</th></tr><tr><th>out</th><th>Pin No.</th></tr><tr><td rowspan="2">V<sub>sw</sub> ⑪</td><td>H: 5 V</td><td>out 1</td><td>⑬</td></tr><tr><td>L: Open or GND</td><td>out 2</td><td>⑫</td></tr></table> <p>Both ⑫ and ⑬ output with 50 Ω impedance constant.</p>			AGC out pin		out	Pin No.	V <sub>sw</sub> ⑪	H: 5 V	out 1	⑬	L: Open or GND	out 2	⑫	
		AGC out pin															
		out	Pin No.														
V <sub>sw</sub> ⑪	H: 5 V	out 1	⑬														
	L: Open or GND	out 2	⑫														
12	AGC <sub>OUT2</sub>	2.2															
13	AGC <sub>OUT1</sub>	2.2															
14	AGC out level control	(open: 2.0) 0 to 5.0*	Auto gain control pin. This pin's bias govern the AGC out level.														
15	V <sub>cc</sub>	5.0 ± 0.5*	Supply voltage pin for AGC amplifier. Must be connected bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.														
16	AGC in 2 (bypass)	2.0	Bypass pin of AGC amplifier input. Must be grounded through capacitor.														
17	AGC in 1	2.0	Input of AGC amplifier. Must be coupled with capacitor to cut DC. (e.g. 1 000 pF)														
18	GND	0*	Ground pin of AGC amplifier. Must be connected to the system ground with minimum inductance. Ground pattern should be formed as wide as possible. (Track length be kept as short as possible.)														
19	IF <sub>OUT</sub>	2.0	Output from IF amplifier of downconverter. This amplifier is designed as single-end push-pull amplifier. This pin is assigned for the emitter follower output whit 50 Ω impedance.														
20	V <sub>cc</sub>	5.0 ± 0.5*	Downconverter's power supply pin. Operates on 5.0 ± 0.5 V. Must be connected bypass capacitor (e.g. 1 000 pF) to minimize ground impedance.														

\* Externally supply voltage

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage	V <sub>CC</sub>	T <sub>A</sub> = + 25 °C	6.0	V
AGC control voltage	V <sub>AGC</sub>	T <sub>A</sub> = + 25 °C	5.5	V
SW control voltage	V <sub>SW</sub>	T <sub>A</sub> = + 25 °C	5.5	V
Power dissipation depend on package	P <sub>D</sub>	Mounted on 50 × 50 × 1.6 mm double copper clad epoxy glass board at T <sub>A</sub> = + 85 °C	640	mW
Operating temperature	T <sub>opt</sub>		−20 to +85	°C
Storage temperature	T <sub>stg</sub>		−65 to +150	°C

## RECOMMENDED OPERATING RANGE

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
AGC control voltage	V <sub>AGC</sub>	0	−	5.0	V
SW control voltage	V <sub>SW</sub>	0	−	5.0	V
Operating temperature	T <sub>opt</sub>	−20	+25	+85	°C


## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = + 25 °C, V<sub>CC</sub> = 5.0 V, Z<sub>L</sub> = Z<sub>S</sub> = 50 Ω)

PARAMETERS		SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Circuit current	Downconverter	I <sub>CC</sub>	28.7	42.0	54.0	mA	No Input Signal
	AGC Amplifier		13.3	27	38		
	IC Total		44	69	92		
DOWNCONVERTER BLOCK: UNLESS OTHERWISE SPECIFIED, f <sub>IFout</sub> = 403 MHz							
Lower RF input frequency		f <sub>RFI</sub>			0.9	GHz	P <sub>in</sub> = − 30 dBm
Upper RF input frequency		f <sub>RFU</sub>	2.0			GHz	P <sub>in</sub> = − 30 dBm
Conversion gain 1		CG1	11.5	14.5	17.5	dB	f <sub>RF</sub> = 900 MHz
Conversion gain 2		CG2	10.5	13.5	16.5	dB	f <sub>RF</sub> = 2 GHz
IF maximum output		P <sub>OSAT</sub>	0	+7	+10	dBm	f <sub>RF</sub> = 2 GHz
Noise figure 1		NF1		12	15	dB	f <sub>RF</sub> = 900 MHz
Noise figure 2		NF2		17	20	dB	f <sub>RF</sub> = 2 GHz
AGC AMPLIFIER BLOCK: UNLESS OTHERWISE SPECIFIED, f <sub>IFin</sub> = 403 MHz							
Lower AGC input frequency		f <sub>IFI</sub>			140	MHz	3 dB down CG from f <sub>IFin</sub> = 403 MHz
Upper AGC input frequency		f <sub>IFU</sub>	550			MHz	3 dB down CG from f <sub>IFin</sub> = 403 MHz
Conversion gain 1		G <sub>pMAX.</sub>		25		dB	P <sub>in</sub> = −60 dBm
Conversion gain 2		G <sub>pMIN.</sub>		−40		dB	P <sub>in</sub> = −10 dBm
Gain Control Range		GC	45	65		dB	V <sub>AGC</sub> = 0 to 5.0 V, P <sub>in</sub> = −30 dBm

STANDARD CHARACTERISTIC FOR REFERENCE ( $T_A = +25\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ ,  $Z_L = Z_S = 50\text{ }\Omega$ )


PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITION
DOWNCONVERTER BLOCK: UNLESS OTHERWISE SPECIFIED, $f_{IFout} = 403\text{ MHz}$						
3rd order intermodulation distortion	$IM_3$		-39		dBc	$f_{RF} = 2.0\text{ GHz}, 2.04\text{ GHz}$ $P_{in} = -30\text{ dBm}$
Local oscillator frequency	Local	1.3		2.4	GHz	Internal local oscillating
Noise figure 2'	NF2'		14		dB	Internal local oscillating $f_{RF} = 2\text{ GHz}$
AGC AMPLIFIER BLOCK: UNLESS OTHERWISE SPECIFIED, $f_{IFin} = 403\text{ MHz}$						
Input dynamic range	$D_{range}$		60		dBc	Range kept $P_o = -30 \pm 1\text{ dB}$
3rd order intermodulation distortion	$IM_3$		-50		dBc	$f_{IFin} = 400\text{ MHz}, 420\text{ MHz}$ $V_{AGC} = 0\text{ V}$ , $P_o = -20\text{ dBm}$
SW control voltage	$V_{SW}$	4	5	6	V	AGC <sub>OUT1</sub>
		0	0	1	V	AGC <sub>OUT2</sub>

TEST CIRCUIT



		AGC out pin	
		Output	Pin No.
Vsw 11 pin	H: 5 V	output 1	13
	L: Open or 0 V	output 2	12

# APPLICATION CIRCUIT EXAMPLE




The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.




PACKAGE DIMENSIONS

20 PIN PLASTIC SOP (300 mil)



detail of lead end



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	13.00 MAX.	0.512 MAX.
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup> <sub>-0.05</sub>	0.016 <sup>+0.004</sup> <sub>-0.003</sub>
E	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
H	7.7±0.3	0.303±0.012
I	5.6	0.220
J	1.1	0.043
K	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.6±0.2	0.024 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.12	0.005
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

P20GM-50-300B, C-4

**NOTE ON CORRECT USE**

- (1) Observe precautions for handling because of electrostatic sensitive devices.
- (2) Form a ground pattern as wide as possible to prevent increase in ground impedance (which can cause undesired oscillation).
- (3) Keep the track length of the ground pins as short as possible.
- (4) Connect a bypass capacitor (having, for example, a capacitance of 1 000 pF) to the V<sub>CC</sub> pin.

**RECOMMENDED SOLDERING CONDITIONS**

This product should be soldered in the following recommended conditions. Other soldering method and conditions than the recommended conditions are to be consulted with out sales representatives.

**μPC2731GS**

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 230 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow process: 1, Exposure limit*: None	IR30-00-1
VPS	Peak package's surface temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow process: 1, Exposure limit*: None	VP15-00-1
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below, Number of flow process: 1, Exposure limit*: None	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or below, Flow time: 3 seconds or below, Exposure limit*: None	

\* Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Note** Apply only a single process at once, except for "Partial heating method".

For details of recommended soldering conditions for surface mounting, refer to information document SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL (C10535E)