

CAT25C128/256

128K/256K-Bit SPI Serial CMOS EEPROM

FEATURES

- 5 MHz SPI Compatible
- 1.8 to 6.0 Volt Operation
- Hardware and Software Protection
- Zero Standby Current
- Low Power CMOS Technology
- SPI Modes (0,0 &1,1)*
- **Commercial, Industrial and Automotive Temperature Ranges**

- 100,000 Program/Erase Cycles
- 100 Year Data Retention
- Self-Timed Write Cycle
- 8-Pin DIP/SOIC, 16-Pin SOIC, 14-Pin TSSOP and 20-Pin TSSOP
- 64-Byte Page Write Buffer
- Block Write Protection
 - Protect 1/4, 1/2 or all of EEPROM Array

DESCRIPTION

The CAT25C128/256 is a 128K/256K-Bit SPI Serial CMOS EEPROM internally organized as 16Kx8/32Kx8 bits. Catalyst's advanced CMOS Technology substantially reduces device power requirements. The CAT25C128/256 features a 64-byte page write buffer. The device operates via the SPI bus serial interface and is enabled through a Chip Select (CS). In addition to the Chip Select, the clock input (SCK), data in (SI)

and data out (SO) are required to access the device. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. The CAT25C128/256 is designed with software and hardware write protection features including Block Lock protection. The device is available in 8-pin DIP, 8-pin SOIC, 16-pin SOIC, 14-pin TSSOP and 20-pin TSSOP packages.

PIN CONFIGURATION

CS ☐•1 □ VCC □ HOLD □ SCK 14 V CC 13 HOLD CS C 8 2 so 🖾 SO [] 2 7 NC 🗀 12 □ NC 3 6 ₽ NC NC 🗀 V_{SS} ⊏ 5 בׁן sı NC -WP -5 10 🖾 NC ≒ sck 9 V_{SS} ⊏ 8 ဩ SI SOIC Package (S16) TSSOP Package (U20) cs □ 1 16 □ V_{CC} NC ☐ •1 20 🗀 NC 15 HOLD 14 NC 19 V_{CC} 18 HOLD so □ 2 <u>CS</u> ⊏ 2 NC □ so ☐ 3 17 TOLD 4 NC ☐ 13 🗆 NC NC 5 16 □ NC NC 🗆 5 12 🗆 NC 15 1 NC 11 NC 10 SCK NC □ 6 14 3 SCK 13 3 SI 12 3 NC WPC WP \square 7 V_{SS} □ 8 9 🗆 SI V_{SS} □ 8

NC 🗆 9

11 □ NC


NC 🖂 10

SOIC Package (S, K) TSSOP Package (U14)

PIN FUNCTIONS

| Pin Name | Function |
|-----------------------|-----------------------------|
| SO | Serial data Output |
| SCK | Serial Clock |
| WP | Write Protect |
| V _{cc} | +1.8V to +6.0V Power Supply |
| V _{SS} CS | Ground |
| CS | Chip Select |
| SI | Serial Data Input |
| HOLD | Suspends Serial Input |
| NC | No Connect |

BLOCK DIAGRAM



Note: CAT25C256 not available in 8-Lead S or U packages.

^{*} Other SPI modes available on request.

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias –55°C to +125°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on any Pin with Respect to V _{SS} ¹⁾ –2.0V to +V _{CC} +2.0V |
| V_{CC} with Respect to V_{SS} |
| Package Power Dissipation Capability (Ta = 25°C) |
| Lead Soldering Temperature (10 secs) 300°C |
| Output Short Circuit Current ⁽²⁾ 100 mA |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Min. | Max. | Units | Reference Test Method |
|--------------------------------|--------------------|-----------|------|-------------|-------------------------------|
| N _{END} (3) | Endurance | 1,000,000 | | Cycles/Byte | MIL-STD-883, Test Method 1033 |
| T _{DR} ⁽³⁾ | Data Retention | 100 | | Years | MIL-STD-883, Test Method 1008 |
| V _{ZAP} (3) | ESD Susceptibility | 2000 | | Volts | MIL-STD-883, Test Method 3015 |
| I _{LTH} (3)(4) | Latch-Up | 100 | | mA | JEDEC Standard 17 |

D.C. OPERATING CHARACTERISTICS

 V_{CC} = +1.8V to +6.0V, unless otherwise specified.

| | | | Limits | | | |
|---------------------|--|-----------------------|--------|-----------------------|--|---|
| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
| I _{CC1} | Power Supply Current (Operating Write) | | | 10 | mA | V _{CC} = 5V @ 10MHz SO=open; CS=Vss |
| I _{CC2} | Power Supply Current (Operating Read) | 2 | | mA | $V_{CC} = 5.0V$ $F_{CLK} = 10MHz$ | |
| I _{SB} | Power Supply Current (Standby) | 0 | | μА | $\overline{CS} = V_{CC}$ V _{IN} = V _{SS} or V _{CC} | |
| ILI | Input Leakage Current | | | 2 | μΑ | |
| ILO | Output Leakage Current | | | 3 | μА | V _{OUT} = 0V to V _{CC} , CS = 0V |
| V _{IL} (3) | Input Low Voltage | -1 | | V _{CC} x 0.3 | V | |
| V _{IH} (3) | Input High Voltage | Vcc x 0.7 | | Vcc + 0.5 | V | |
| V _{OL1} | Output Low Voltage | | | 0.4 | V | 4.5V≤V _{CC} <5.5V |
| V _{OH1} | Output High Voltage | V _{CC} - 0.8 | | | V | I _{OL} = 3.0mA I _{OH} = -1.6mA |
| V _{OL2} | Output Low Voltage | | | 0.2 | V | 1.8V≤V _{CC} <2.7V |
| V _{OH2} | Output High Voltage | V _{CC} -0.2 | | | V | I _{OL} = 150μΑ I _{OH} = -100μΑ |

Note:

⁽¹⁾ The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

⁽²⁾ Output shorted for no more than one second. No more than one output shorted at a time.

⁽³⁾ This parameter is tested initially and after a design or process change that affects the parameter.

⁽⁴⁾ Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

PIN CAPACITANCE (1)

Applicable over recommended operating range from $T_A=25^{\circ}C$, f=1.0 MHz, $VCC=\pm 5.0$ V (unless otherwise noted).

| Symbol | Test Conditions | Max. | Units | Conditions |
|-----------------|---|------|-------|----------------------|
| Cout | Output Capacitance (SO) | 8 | pF | V _{OUT} =0V |
| C _{IN} | Input Capacitance (CS, SCK, SI, WP, HOLD) | 6 | pF | V _{IN} =0V |

A.C. CHARACTERISTICS (CAT25C128)

| | | Limits | | | | | | | |
|--|---|-----------------|------|-----------------|----------------|-----------------------------|------|----------------|-----------------------|
| | | Vcc 1.8V-6 | | | cc = V-6.0V | V _{CC} = 4.5V-5.5V | | Test | |
| SYMBOL | PARAMETER | Min. | Max. | Min. | Max. | Min. | Max. | UNITS | Conditions |
| tsu | Data Setup Time | 100 | | 70 | | 35 | | ns | |
| t _H | Data Hold Time | 100 | | 70 | | 35 | | ns | |
| t _{WH} | SCK High Time | 250 | | 150 | | 80 | | ns | |
| t _{WL} | SCK Low Time | 250 | | 150 | | 80 | | ns | |
| f _{SCK} | Clock Frequency | DC | 1 | DC | 3 | DC | 5 | MHz | |
| t_{LZ} | HOLD to Output Low Z | | 50 | | 50 | | 50 | ns | |
| t _{RI} ⁽¹⁾ | Input Rise Time | | 2 | | 2 | | 2 | μs | |
| t _{FI} ⁽¹⁾ | Input Fall Time | | 2 | | 2 | | 2 | μs | |
| t _{HD} | HOLD Setup Time | 250 | | 250 | | 40 | | ns | C _L = 50pF |
| t _{CD} | HOLD Hold Time | 250 | | 250 | | 40 | | ns | |
| twc | Write Cycle Time | | 10 | | 10 | | 5 | ms | |
| t _V | Output Valid from Clock Low | | 250 | | 250 | | 80 | ns | |
| t _{HO} | Output Hold Time | 0 | | 0 | | 0 | | ns | |
| t _{DIS} | Output Disable Time | | 250 | | 250 | | 100 | ns | |
| t _{HZ} | HOLD to Output High Z | | 150 | | 150 | | 50 | ns | |
| t _{CS} | CS High Time | 1000 | | 250 | | 200 | | ns | |
| t _{CSS} | CS Setup Time | 1000 | | 250 | | 100 | | ns | |
| t _{CSH} t _{WPS} t _{WPH} | CS Hold Time WP Setup Time WP Hold Time | 500 50 50 | | 250 50 50 | | 100 50 50 | | ns ns ns | |

NOTE:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

A.C. CHARACTERISTICS (CAT25C256)

| | | Limits | | | | | | | | | |
|----------------------------------|---|-------------------|------|-----------------------------|------|-----------------------------|------|-------------------|------|----------------|-----------------------|
| | | Vcc= 1.8V-6.0V | | V _{CC} = 2.5V-6.0V | | V _{CC} = 2.7V-6.0V | | VCC= 4.5V-5.5V | | | Test |
| SYMBOL | PARAMETER | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | UNITS | Conditions |
| t _{SU} | Data Setup Time | 500 | | 100 | | 70 | | 35 | | ns | |
| t _H | Data Hold Time | 500 | | 100 | | 70 | | 35 | | ns | |
| twn | SCK High Time | 2500 | | 250 | | 150 | | 80 | | ns | |
| twL | SCK Low Time | 2500 | | 250 | | 150 | | 80 | | ns | |
| fsck | Clock Frequency | DC | 0.2 | DC | 2.0 | DC | 2.5 | DC | 5 | MHz | |
| t _{LZ} | HOLD to Output Low Z | | 100 | | 50 | | 50 | | 50 | ns | |
| t _{RI} ⁽¹⁾ | Input Rise Time | | 2 | | 2 | | 2 | | 2 | μs | |
| t _{FI} ⁽¹⁾ | Input Fall Time | | 2 | | 2 | | 2 | | 2 | μs | |
| t _{HD} | HOLD Setup Time | 250 | | 100 | | 100 | | 40 | | ns | C _L = 50pF |
| t _{CD} | HOLD Hold Time | 250 | | 100 | | 100 | | 40 | | ns | |
| t _{WC} | Write Cycle Time | | 10 | | 10 | | 10 | | 5 | ms | |
| t _V | Output Valid from Clock Low | | 250 | | 200 | | 200 | | 80 | ns | |
| t _{HO} | Output Hold Time | 0 | | 0 | | 0 | | 0 | | ns | |
| t _{DIS} | Output Disable Time | | 250 | | 200 | | 200 | | 100 | ns | |
| t _{HZ} | HOLD to Output High Z | | 150 | | 100 | | 100 | | 50 | ns | |
| t _{CS} | CS High Time | 100 | | 100 | | 100 | | 100 | | ns | |
| tcss | CS Setup Time | 100 | | 100 | | 100 | | 100 | | ns | |
| tcsh t _{WPS} twph | CS Hold Time WP Setup Time WP Hold Time | 100 50 50 | | 100 50 50 | | 100 50 50 | | 100 50 50 | | ns ns ns | |

NOTE:

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter.

FUNCTIONAL DESCRIPTION

The CAT25C128/256 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT25C128/256 to interface directly with many of today's popular microcontrollers. The CAT25C128/256 contains an 8-bit instruction register. (The instruction set and the operation codes are detailed in the instruction set table)

After the device is selected with \overline{CS} going low, the first byte will be received. The part is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The first byte contains one of the six op-codes that define the operation to be performed.

PIN DESCRIPTION

SI: Serial Input

SI is the serial data input pin. This pin is used to input all opcodes, byte addresses, and data to be written to the 25C32/64. Input data is latched on the rising edge of the serial clock.

SO: Serial Output

SO is the serial data output pin. This pin is used to transfer data out of the CAT25C128/256. During a read cycle, data is shifted out on the falling edge of the serial clock.


SCK: Serial Clock

SCK is the serial clock pin. This pin is used to synchronize the communication between the microcontroller and the CAT25C128/256. Opcodes, byte addresses, or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK.

CS: Chip Select

CS is the Chip select pin. CS low enables the CAT25C128/256 and CS high disables the CAT25C128/256. CS high takes the SO output pin to high impedance and forces the devices into a Standby Mode (unless an internal write operation is underway). The CAT25C128/256 draws ZERO current in the Standby mode. A high to low transition on CS is required prior to any sequence being initiated. A low to high transition on CS after a valid write sequence is what initiates an internal write cycle.

Figure 1. Sychronous Data Timing



Note: Dashed Line= mode (1, 1) — — —

INSTRUCTION SET

| Instruction | Opcode | Operation | |
|-------------|-----------|--------------------------|--|
| WREN | 0000 0110 | Enable Write Operations | |
| WRDI | 0000 0100 | Disable Write Operations | |
| RDSR | 0000 0101 | Read Status Register | |
| WRSR | 0000 0001 | Write Status Register | |
| READ | 0000 0011 | Read Data from Memory | |
| WRITE | 0000 0010 | Write Data to Memory | |

WP: Write Protect

 \overline{WP} is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When \overline{WP} is tied low and the WPEN bit in the status register is set to "1", all write operations to the status register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the status register. The \overline{WP} pin function is blocked when the WPEN bit is set to 0.

HOLD: Hold

The \overline{HOLD} pin is used to pause transmission to the CAT25C128/256 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause, \overline{HOLD} must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication, \overline{HOLD} is brought high, while SCK is low. (\overline{HOLD} should be held high any time this function is not being used.) \overline{HOLD} may be tied high directly to V_{CC} or tied to V_{CC} through a resistor. Figure

9 illustrates hold timing sequence.

STATUS REGISTER

The Status Register indicates the status of the device.

The RDY (Ready) bit indicates whether the CAT25C128/256 is busy with a write operation. When set to 1 a write cycle is in progress and when set to 0 the device indicates it is ready. This bit is read only.

The WEL (Write Enable) bit indicates the status of the write enable latch. When set to 1, the device is in a Write Enable state and when set to 0 the device is in a Write Disable state. The WEL bit can only be set by the WREN instruction and can be reset by the WRDI instruction.

The BP0 and BP1 (Block Protect) bits indicate which blocks are currently protected. These bits are set by the user issuing the WRSR instruction. The user is allowed to protect quarter of the memory, half of the memory or the entire memory by setting these bits. Once protected the user may only read from the protected portion of the array. These bits are non-volatile.

STATUS REGISTER

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|-----|-----|-----|-----|
| WPEN | X | Х | Χ | BP1 | BP0 | WEL | RDY |

BLOCK PROTECTION BITS

| Status F | Register Bits | Array Address | Protection |
|----------|---------------|-------------------------------------|--------------------------|
| BP1 | BP0 | Protected | |
| 0 | 0 | None | No Protection |
| 0 | 1 | 25C32: 0C00-0FFF 25C64:1800-1FFF | Quarter Array Protection |
| 1 | 0 | 25C32: 800-0FFF 25C64:1000-1FFF | Half Array Protection |
| 1 | 1 | 25C32: 0000-0FFF 25C64:0000-1FFF | Full Array Protection |

WRITE PROTECT ENABLE OPERATION

| WPEN | WP | WEL | Protected Blocks | Unprotected Blocks | Status Register |
|------|------|-----|---------------------|-----------------------|--------------------|
| 0 | X | 0 | Protected | Protected | Protected |
| 0 | X | 1 | Protected | Writable | Writable |
| 1 | Low | 0 | Protected | Protected | Protected |
| 1 | Low | 1 | Protected | Writable | Protected |
| Х | High | 0 | Protected | Protected | Protected |
| Х | High | 1 | Protected | Writable | Writable |

The WPEN (Write Protect Enable) is an enable bit for the $\overline{\text{WP}}$ pin. The $\overline{\text{WP}}$ pin and WPEN bit in the status register control the programmable hardware write protect feature. Hardware write protection is enabled when $\overline{\text{WP}}$ is low and WPEN bit is set to high. The user cannot write to the status register (including the block protect bits and the WPEN bit) and the block protected sections in the memory array when the chip is hardware write protected. Only the sections of the memory array that are not block protected can be written. Hardware write protection is disabled when either WP pin is high or the WPEN bit is zero.

DEVICE OPERATION

Write Enable and Disable

The CAT25C128/256 contains a write enable latch. This latch must be set before any write operation. The device powers up in a write disable state when $V_{\rm CC}$ is applied. WREN instruction will enable writes (set the latch) to the device. WRDI instruction will disable writes (reset the

latch) to the device. Disabling writes will protect the device against inadvertent writes.

READ Sequence

The part is selected by pulling \overline{CS} low. The 8-bit read instruction is transmitted to the CAT25C128/256, followed by the 16-bit address(the three Most Significant Bit is don't care for 25C256 and four most significant bits are don't care for 25C128).

After the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address (7FFFh for 25C256 and 3FFFh for 25C128) is reached, the address counter rolls over to 0000h allowing the read cycle to be continued indefinitely. The readoperation is terminated by pulling the $\overline{\text{CS}}$ high.

Figure 2. WREN Instruction Timing





Figure 3. WRDI Instruction Timing



Note: Dashed Line= mode (1, 1) — — —

To read the status register, RDSR instruction should be sent. The contents of the status register are shifted out on the SO line. The status register may be read at any time even during a write cycle. Read sequece is illustrated in Figure 4. Reading status register is illustrated in Figure 5.

WRITE Sequence

The CAT25C128/256 powers up in a Write Disable state. Prior to any write instructions, the WREN instruction must be sent to CAT25C128/256. The device goes into Write enable state by pulling the $\overline{\text{CS}}$ low and then clocking the WREN instruction into CAT25C128/256. The $\overline{\text{CS}}$ must be brought high after the WREN instruction to enable writes to the device. If the write operation is initiated immediately after the WREN instruction without $\overline{\text{CS}}$ being brought high, the data will not be written to the array because the write enable latch will not have been


properly set. Also, for a successful write operation the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block protection level.

Byte Write

Once the device is in a Write Enable state, the user may proceed with a write sequence by setting the \overline{CS} low, issuing a write instruction via the SI line, followed by the 16-bit address (the three Most Significant Bits are don't care for 25C256 and four most significant bits are don't care for 25C128), and then the data to be written. Programming will start after the \overline{CS} is brought high. Figure 6 illustrates byte write sequence.

During an internal write cycle, all commands will be ignored except the RDSR (Read Status Register) instruction.


Figure 4. Read Instruction Timing



*Please check the instruction set table for address

Note: Dashed Line= mode (1, 1) — — —

Figure 5. RDSR Timing



Note: Dashed Line= mode (1, 1) — — —

The Status Register can be read to determine if the write cycle is still in progress. If Bit 0 of the Status Register is set at 1, write cycle is in progress. If Bit 0 is set at 0, the device is ready for the next instruction.


Page Write

The CAT25C128/256 features page write capability. After the first initial byte the host may continue to write up to 64 bytes of data to the CAT25C128/256. After each byte of data is received, six lower order address bits are internally incremented by one; the high order bits of address will remain constant. The only restriction is that the 64 bytes must reside on the same page. If the

Note: Dashed Line= mode (1, 1) — — —

address counter reaches the end of the page and clock continues, the counter will "roll over" to the first address of the page and overwrite any data that may have been written. The CAT25C128/256 is automatically returned to the write disable state at the completion of the write cycle. Figure 8 illustrates the page write sequence.

To write to the status register, the WRSR instruction should be sent. Only Bit 2, Bit 3 and Bit 7 of the status register can be written using the WRSR instruction. Figure 7 illustrates the sequence of writing to status register.




DESIGN CONSIDERATIONS


The CAT25C128/256 powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued to perform any writes to the device after power up. Also,on power up \overline{CS} should be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write the CAT25C128/256 goes into a write disable mode. \overline{CS} must be set high after the proper number of clock cycles

to start an internal write cycle. Access to the array during an internal write cycle is ignored and programming is continued. On power up, SO is in a high impedance. If an invalid op code is received, no data will be shifted into the CAT25C128/256, and the serial output pin (SO) will remain in a high impedence state until the falling edge of $\overline{\text{CS}}$ is detected again.

Figure 9. HOLD Timing




Note: Dashed Line= mode (1, 1) — — —



Note: Dashed Line= mode (1, 1) — — —

ORDERING INFORMATION



Notes:

⁽¹⁾ The device used in the above example is a 25C256KI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 6 Volt Operating Voltage, Tape & Reel)

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ DPPs ™ AE2 ™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000

Fax: 408.542.1200

www.catalyst-semiconductor.com

Publication #: 1018
Revison: B
Issue date: 9/23/02

Type: Final