

# CAT27HC256L/CAT27HC256LI

# 256K-Bit HIGH SPEED CMOS EPROM

#### **FEATURES**

- Fast Read Access Times:
  - -55/70/90/120ns (Commercial)
  - -70/90/120ns (Industrial)
- Single 5V Supply—Read Mode
- Low Power CMOS Dissipation:
  - -Active: 50 mA (Commercial) 60 mA (Industrial)
  - -Standby: 100 μA
- High Speed Programming: 100 µs/byte

- CMOS and TTL Compatible I/O
- 12.5V Programming Level
- JEDEC Standard Pinouts:
  - -28 pin DIP and CERDIP
  - -32 pin LCC
  - -32 pin PLCC
- **■** Electronic Signature


#### DESCRIPTION

The CAT27HC256L/CAT27HC256LI is a high speed low power 32K x 8 bits UV erasable and electronically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 55ns making this device compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states.

The Quick-Pulse<sup>(1)</sup> programming algorithm reduces the time required to program the chip and ensures more reliable programming. The CAT27HC256L/CAT27HC256LI

is used in applications where fast turnaround and pattern experimentation are important requirements.

The CAT27HC256L/CAT27HC256LI is manufactured using Catalyst's advanced CMOS floating gate technology. The device is available in JEDEC approved 28 pin DIP and CERDIP, 32 pin LCC and 32 pin PLCC packages. The transparent lid on the 28 pin CERDIP and 32 pin LCC allows the user the option of UV erasing the bit pattern in the device, thus allowing a new pattern to be written in.




© 1992 by Catalyst Semiconductor, Inc.

Characteristics subject to change without notice

# PIN CONFIGURATION


# **DIP and CERDIP Package**




#### PIN FUNCTIONS

A <sub>0</sub> -A <sub>14</sub>	Addresses
CE	Chip Enable
ŌĒ	Output Enable
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Inputs/Outputs
NC	No Connect
V <sub>PP</sub>	Program Supply Voltage
Vcc	5V Supply

# **PLCC Package**



### LCC Package



5129 FHD F01

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground $^{\!(3)}$ –2.0V to $V_{CC}$ +2.0V
Voltage on Pin A9 with Respect to Ground $^{(3)}$ 2.0V to +13.5V
V <sub>PP</sub> with Respect to Ground during Program/Erase2.0V to +14.0V
$V_{CC}$ with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)
Lead Soldering Temperature (10 secs)300°C
Output Short-Circuit Current <sup>(4)</sup> 100 mA

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
V <sub>ZAP</sub> <sup>(2)</sup>	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> (2)(5)	Latch-Up	100		mA	JEDEC Standard 17

# **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C <sub>IN</sub> (2)	Input Capacitance	6	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub> <sup>(2)</sup>	Output Pin Capacitance	10	pF	V <sub>OUT</sub> = 0V
CV <sub>PP</sub> <sup>(2)</sup>	V <sub>PP</sub> Supply Capacitance	25	pF	V <sub>PP</sub> = 0V

- (2) This parameter is tested initially and after a design or process change.
- (3) The minimum DC input voltage is -0.5. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods of less than 20 ns.
- (4) Output shorted for no more than one second. No more than one output shorted at a time.
- (5) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> + 1V.

# D.C. OPERATING CHARACTERISTICS, Read Operation

CAT27HC256L T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = +5V  $\pm$ 10%, unless otherwise specified. CAT27HC256LI T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = +5V  $\pm$ 10%, unless otherwise specified.

				Limits				
Symbol	Parameter		Min.	Тур.	Max.	Units	<b>Test Conditions</b>	
I <sub>CC</sub> <sup>(6)</sup>	V <sub>CC</sub> Operating Current (TTL)	Com.			50 60	mA	CE = V <sub>IL</sub> , f = 5MHz All I/O's Open	
Iccc <sup>(6)</sup>	V <sub>CC</sub> Operating Current (CMOS)	Com.		-	50 60	mA	CE = V <sub>ILC</sub> , f = 5MHz All I/O's Open	
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current (TTL)	Com.			2	mA	CE = V <sub>IL</sub>	
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current (CMOS)	Com.			100 100	μА	CE = V <sub>IL</sub>	
ILI	Input Leakage Current				10	μА	V <sub>IN</sub> = 5.5V	
ILO	Output Leakage Current				10	μА	V <sub>OUT</sub> = 5.5V	
I <sub>PP1</sub>	V <sub>PP</sub> Leakage Current				10	μА	V <sub>PP</sub> = 5.5V	
V <sub>IH</sub>	Input High Level TTL		2.0		V <sub>CC</sub> +0.5	V		
V <sub>IL</sub>	Input Low Level TTL		-0.5		0.8	V		
VoH	Output Voltage High Leve	I	2.4	_		V	I <sub>OH</sub> = -1.0 mA	
V <sub>OL</sub>	Output Voltage Low Level				0.40	V	I <sub>OL</sub> = 4.0 mA	
VILC	Input Low Level CMOS		-0.5		0.30	V		
V <sub>IHC</sub>	Input High Level CMOS		V <sub>CC</sub> - 0.5		V <sub>CC</sub> +0.5	٧		

<sup>(6)</sup> The maximum current value is with outputs I/O<sub>0</sub> to I/O<sub>7</sub> unloaded.

# A.C. CHARACTERISTICS, Read Operation

CAT27HC256L  $T_A$  = 0°C to +70°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified. CAT27HC256LI  $T_A$  = -40°C to +85°C,  $V_{CC}$  = +5V ±10%, unless otherwise specified.

	27H		27HC256L-55 <sup>(7)</sup>				27HC256L-90 27HC256LI-90			
Symbol	Parameter	Min	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tACC	Address Access Time		55		70		90		120	ns
tce	CE to Output Delay		55		70		90		120	ns
toE	OE to Output Delay		30		35		40		50	ns
t <sub>OH</sub> (2)(8)	Output Hold A, OE, CE	0		0		0		0		ns
t <sub>DF</sub> (2)(8)	OE High to High-Z Output	0	30	0	35	0	40	0	50	ns

Figure 1. A.C. Testing Input/Output Waveform<sup>(9)</sup>





Figure 2. A.C. Testing Load Circuit (example)



CI INCLUDES JIG CAPACITANCE

5129 FHD F03

5129 FHD F02

- (2) This parameter is tested initially and after a design or process change.
- (7)  $V_{CC} = 5V \pm 5\%$  for CAT27HC256L-55.
- (8) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (9) Input rise and fall times (10% to 90%) <10ns.

# D.C. CHARACTERISTICS, Programming Operation

CAT27HC256L  $T_A = 25$ °C  $\pm 5$ °C CAT27HC256LI TA = 25°C ±5°C

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
V <sub>CC</sub> <sup>(11)</sup>	Supply Voltage (Quick Pulse Algorithm)	6.0	6.25	6.5	V	
	Supply Voltage (Intelligent Algorithm)	5.75	6.0	6.25	V	
V <sub>PP</sub> <sup>(10)</sup> (11)	Programming Voltage (Quick Pulse Algorithm)	12.5	12.75	13.0	V	
	Programming Voltage (Intelligent Algorithm)	12.0	12.5	13.0	V	
ICCP <sup>(6)</sup>	V <sub>CC</sub> Supply Current Program and Verify			80	mA	CE = V <sub>IL</sub>
I <sub>PP</sub> <sup>(6)</sup>	V <sub>PP</sub> Supply Current Program Operation			40	mA	CE = VIL
1 <sub>LI</sub>	Input Leakage Current			10	μА	$V_{IN} = 5.25V$
lLO	Output Leakage Current			10	μА	V <sub>OUT</sub> = 5.25V
VIL	Input Low-Level TTL	-0.50		0.80	V	
VILC	Input Low-Level CMOS	-0.50		0.30	V	
V <sub>IH</sub>	Input High-Level TTL	2.0		V <sub>CC</sub> + 0.5	V	
V <sub>IHC</sub>	Input High-Level CMOS	V <sub>CC</sub> - 0.50		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage (Verify)			0.40	V	l <sub>OL</sub> = 4.0 mA
V <sub>OH</sub>	Output High Voltage (Verify)	2.4			V	I <sub>OH</sub> = 1.0 mA
VH <sup>(6)(10)</sup>	A <sub>9</sub> Signature Mode Voltage	11.5		12.5	V	

<sup>(6)</sup> The maximum current value is with outputs I/O<sub>0</sub> to I/O<sub>7</sub> unloaded.

 <sup>(10)</sup> V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
 (11) When programming, a 0.1 μF capacitor is required across V<sub>PP</sub> and GND to suppress spurious voltage transients which can damage the device.

# A.C. CHARACTERISTICS, Programming Operation

CAT27HC256L  $T_A$  = 25°C ±5°C CAT27HC256LI  $T_A$  = 25°C ±5°C

	Parameter		Limits			Test Conditions	
Symbol		Min.	Тур.	Max.	Unit		
tas	Address Setup Time	2			μѕ		
toes	OE Setup Time	2			μs		
t <sub>DS</sub>	Data Setup Time	2			μѕ		
tah	Address Hold Time	0			μs		
t <sub>DH</sub>	Data Hold Time	2			μs		
t <sub>VPS</sub> <sup>(10)</sup>	V <sub>PP</sub> Setup Time	2			μs		
tvcs <sup>(10)</sup>	V <sub>CC</sub> Setup Time	2			μs		
tpw	CE Program Pulse Width (Quick Pulse Algorithm)	95	100	105	μs		
t <sub>PW</sub>	CE Program Pulse Width (Intelligent Algorithm)	0.95	1.0	1.05	ms	300	
topw	CE Overprogram Pulse Width (Intelligent Algorithm)	2.85		78.5	ms		
t <sub>DFP</sub> (2)(8)	OE High to Output High-Z	0		130	ns		
toE	Data Valid from OE	*****		150	ns		

- This parameter is tested initially and after a design or process change.
- (8) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
   (10) V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

#### **FUNCTION TABLE**

	Pins									
Mode	CE (20)	ŌĒ (22)	V <sub>PP</sub> (1)	A <sub>0</sub> (10)	A <sub>9</sub> (24)	1/0				
Read	VIL	VIL	Vcc	Х	Х	Dout				
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	Vcc	Х	Х	High-Z				
Standby	V <sub>IH</sub>	Х	Vcc	Х	Х	High-Z				
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>PP</sub>	Х	Х	DiN				
Program Verify	V <sub>IH</sub>	VıL	V <sub>PP</sub>	Х	Х	Dout				
Program Inhibit	V <sub>iH</sub>	V <sub>IH</sub>	V <sub>PP</sub>	Х	Х	High-Z				
Signature MFG.	VIL	ViL	Vcc	VIL	VH	31H				
Signature Device	VIL	VIL	Vcc	VIH	Vн	40H				

#### NOTES ON THE FUNCTION TABLE

Logic Levels: V<sub>IH</sub> = TTL Logic 1 level

V<sub>IL</sub> = TTL Logic 0 level

X = Logic "Do not care," VIH or VIL

Supply Voltage: VPP = Programming/High-Voltage

 $V_{CC}$  = Read/Low-Voltage

 $V_H = 12.0V \pm 0.5V$ 

Read: Read Mode: The content of the addressed memory byte is placed on the I/O pins I/O<sub>0</sub> to

I/O<sub>7</sub>.

Output Disable: Device is selected (active mode), programming is disabled and I/O<sub>0</sub> to I/O<sub>7</sub> output buffers

are tristated (PMOS and NMOS drivers turned-off).

Standby: Device is deselected, low power dissipation.

Program: Byte Programming Mode: Logic zeros in the bit pattern driving the I/O<sub>0</sub> to I/O<sub>7</sub> data input

buffers are written into the respective memory cells of the addressed byte.

Program Verify: Following a programming cycle, to verify the cell contents of the memory byte being pro-

grammed (not recommended as a normal read operation).

Program Inhibit: CE set to logic one and OE set to logic one prevents programming and deselects the

device.

Signature MFG: Signature mode with all other addresses at V<sub>IL</sub>, code of IC manufacturer (Catalyst) output

on I/O pins I/O<sub>0</sub> to I/O<sub>7</sub>.

Signature Device: Signature mode with all other addresses at V<sub>IL</sub>, code of IC type output on I/O pins I/O<sub>0</sub> to

I/O7.

# **DEVICE OPERATION**

# **Read Operation and Standby Modes**

Memory access for reading an address location is controlled by  $\overline{CE}$  and  $\overline{OE}$ . Chip enable  $\overline{CE}$  is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level  $V_{IL}$ ),  $\overline{CE}$  powers up all inputs and enables internal circuitry. In the logic one state (CMOS level  $V_{IHC}$ )  $\overline{CE}$  places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable  $\overline{OE}$  disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines  $A_0$  to  $A_{14}$  have been stable for a time equal to  $t_{ACC} - t_{OE}$ , the output data is available after a delay of  $t_{OE}$  from the falling edge of  $\overline{OE}$ .

#### Signature Mode

The Signature Mode allows one to identify the IC manufacturer and the device type. This mode is entered as a regular Read Mode by driving the  $\overline{CE}$  and  $\overline{OE}$  inputs low, and additionally driving the  $A_9$  pin to high-voltage (V<sub>H</sub>) with all other address lines at  $V_{IL}$ .


Driving  $A_0$  to  $V_{IL}$  with all other addresses at  $V_{IL}$ , gives the the binary code of the IC manufacturer on outputs I/O<sub>0</sub> to I/O<sub>7</sub>.

CATALYST Code: 0 0 1 1 0 0 0 1 (31H)

Driving  $A_0$  to  $V_{IH}$  with all other addresses at  $V_{IL}$ , gives the the binary code of the device type on outputs I/O<sub>0</sub> to I/O<sub>7</sub>.

27HC256L/27HC256LI Code: 0 1 0 0 0 0 0 0 0 (40H)

Figure 3. Read Operation Timing



5129 FHD F04

#### **Programming Mode**


After a proper erase operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising  $\overline{CE}$  and  $\overline{OE}$  to a high level and bringing the low voltage supply pin (V<sub>CC</sub>), followed by the high voltage supply pin (V<sub>PP</sub>), to their respective programming levels.

After the address inputs  $A_0$  to  $A_{14}$  and data inputs  $I/O_0$  to  $I/O_7$  are stabilized,  $\overline{CE}$  is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping  $\overline{\text{CE}}$  at  $\text{V}_{\text{IH}}$  and switching  $\overline{\text{OE}}$  from  $\text{V}_{\text{IH}}$  to  $\text{V}_{\text{IL}}$ , while all other pin voltages remain unchanged. In most cases a single 100µs programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256L/CAT27HC256Ll is also compatible with Intelligent Programming<sup>(13)</sup>.

The flow charts for both the algorithms are given in Figures 5 and 6.

Figure 4. Programming Operation Timing



5129 FHD F05

Note:

(13) Intelligent is a trademark of Intel Corporation.

<sup>(12)</sup> V<sub>CC</sub> = 6.25V ±0.25V for Quick Pulse algorithm; 6.0V ±0.25V for Intelligent Programming algorithm.

# U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256L/CAT27HC256LI EPROM in less than three years. When exposed to direct sun light the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256L/CAT27HC256LI EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm<sup>2</sup>.

The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200  $\mu$ W/cm<sup>2</sup> power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256L/CAT27HC256LI EPROM can be exposed to is 7258 Wsec/cm<sup>2</sup> (one week at 1200 uW/cm<sup>2</sup>). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.

