## Description

The  $\mu$ PD28C05 is an electrically erasable and programmable read-only memory (EEPROM) organized as 512 words by 8 bits. The device operates from a +5-volt power supply and is fabricated with an advanced CMOS process for high performance and low power consumption.

The device offers an  $\overline{\rm ALE}$  pin to control the latching of addresses and a  $\overline{\rm DATA}$  polling function to indicate the precise end of write cycles. Additional features include chip erase, auto erase and programming. The  $\mu\rm PD28C05$  is available in standard 24-pin plastic DIP or miniflat packaging.

#### **Features**


- □ 512-word by 8-bit organization
- □ Single + 5-volt power supply
- □ Fast access times of 200 and 250 ns maximum
- Chip erase feature
- □ Auto erase and programming: 10 ms maximum
- DATA polling feature
- Address latching by means of ALE pin
- Low power dissipation
  - 50 mA max (active)
  - $-100 \mu A \text{ max (standby)}$
- □ Endurance: 100,000 erase/write cycles per byte
- TTL-compatible inputs and outputs
- Three-state outputs
- Advanced CMOS technology
- 24-pin plastic DIP or miniflat packaging

#### **Ordering Information**

Part Number	Access Time (max)	Package
μPD28C05C-20	200 ns	24-pin plastic DIP
C-25	250 ns	<u>-</u>
μPD28C05G-20	200 ns	24-pin plastic miniflat
G-25	250 ns	•

#### Pin Configuration

#### 24-Pin Plastic DIP or Miniflat



#### Pin Identification

Symbol	Function
A <sub>0</sub> - A <sub>8</sub>	Address inputs
1/00 - 1/07	Data inputs and outputs
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
ALE	Address latch enable
GND	Ground
V <sub>CC</sub>	+5-volt power supply
NC	No connection

27b



**Absolute Maximum Ratings** 

Supply voltage, V <sub>CC</sub>	- 0.6 to + 7.0 V
Input voltage, V <sub>I1</sub>	- 0.6 to + 7.0 V
Input voltage, V <sub>I2</sub> (OE)	- 0.6 to + 16.5 V
Output voltage, V <sub>OUT</sub>	- 0.6 to + 7.0 V
Operating temperature, T <sub>OPT</sub>	- 10 to +85°C
Storage temperature, T <sub>STG</sub>	- 65 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.3	٧
Input voltage, low	V <sub>IL</sub>	- 0.3		0.8	٧
Operating temperature	TA	0		70	°C

## Capacitance

TA = 25°C; f = 1 MHz

Parameter	Symbol	Min	Max	Unit
Input capacitance	CI		12	pF
Output capacitance	C <sub>O</sub>	·	10	pF


## **Truth Table**

Function	CE	ŌĒ	WE	ALE	I/O	Icc
Read	۷ĮĻ	V <sub>IL</sub>	VIH	Х	Dour	Active
Standby and write inhibit	V <sub>IH</sub>	Х	Х	Х	High-Z	Standby
Write	VIL	V <sub>IH</sub>	VIL	V <sub>IH</sub>	D <sub>IN</sub>	Active
Chip erase	VIL	V <sub>IHH</sub>	VIL	V <sub>IH</sub>	DIN = VIH	Active
Write Inhibit	х	V <sub>IL</sub>	Х	Х		_
	х	х	VIH	х	_	

#### Notes:

- (1) X can be either V<sub>IL</sub> or V<sub>IH</sub>.
- (2)  $V_{IHH} = \pm 15 \pm 0.5 V$ .

# **Block Diagram**





## **DC Characteristics**

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V <sub>OH1</sub>	2.4			٧	l <sub>OH</sub> = -400 μA
	V <sub>OH2</sub>	V <sub>CC</sub> - 0.7			٧	l <sub>OH</sub> = -100 μA
Output voltage, low	VOL			0.45	٧	I <sub>OL</sub> = 2.1 mA
Output leakage current	I <sub>LO</sub>			10	μΑ	V <sub>OUT</sub> = 0 V to V <sub>CC</sub> (max)
Input leakage current	1 <sub>L1</sub>			10	μΑ	V <sub>IN</sub> = 0 V to V <sub>CC</sub> (max)
V <sub>CC</sub> current (active)	I <sub>CCA1</sub>			20	mA	CE = VIL; VIN = VIH
	ICCA2			50	mA	f = 5 MHz; I <sub>OUT</sub> = 0 mA
V <sub>CC</sub> current (standby)	lccs1			1	mA	CE = VIH
	lccs2			100	μΑ	CE = V <sub>CC</sub> ; V <sub>IN</sub> = 0 V to V <sub>CC</sub>

## **AC Characteristics**

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$ 

Parameter		μPD28C	05-20	μPD28C	05-25	Unit	Test Conditions
	Symbol	Min	Max	Min	Max		
Read Cycle				<del></del>			
Address to output delay	t <sub>ACC</sub>		200		250	ns	CE = OE = V <sub>IL</sub> ; ALE = WE = V <sub>IH</sub>
Address hold time from ALE	t <sub>AHL</sub>	20	-	30		ns	WE = VIH
ALE to output delay	<sup>t</sup> ALE		200		250	ns	CE = OE = VIL; WE = VIH
Address setup time to ALE	<sup>t</sup> ASL	15		20		ns	WE = VIH
CE to output delay	t <sub>CE</sub>		200		250	ns	OE = VIL; WE = VIH
CE setup time to ALE	tcsL	20		20		ns	WE = VIH
CE high to output float	t <sub>DFC</sub>	0	60	0	80	ns	OE = VIL; WE = VIH
OE high to output float	t <sub>DFO</sub>	0	60	0	80	ns	CE = VIL; WE = VIH
ALE high-level pulse width	t <sub>LL</sub>	40		40		ns	WE = VIH
OE to output delay	toE	10	75	10	100	ns	CE = VIL; WE = VIH
Output hold time from address change	<sup>t</sup> OHA	0		0		ns	$\overline{CE} = \overline{OE} = V_{IL};$ $\overline{ALE} = \overline{WE} = V_{IH} \text{ (Note 2)}$
Output hold time from rising edge of CE	<sup>t</sup> onc	0		0		ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH} \text{ (Note 2)}$
Output hold time from rising edge of ALE	t <sub>OHL</sub>	0		0	- "	ns	$\overline{CE} = \overline{OE} = V_{IL}; \overline{WE} = V_{IH}$ (Note 2)
Output hold time from rising edge of OE	tоно	0		0		ns	CE = V <sub>IL</sub> ; WE = V <sub>IH</sub>
WE hold time from rising edge of OE	t <sub>WHO</sub>	10		10		ns	OE = V <sub>IH</sub>
WE setup time to CE	twsc	10		10	****	ns	CE = V <sub>IH</sub>
WE setup time to OE	twso	10		10		ns	OE = V <sub>IH</sub>




# AC Characteristics (cont)

		μPD28C0	)5-20	μPD28C05-25			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write Cycle							
Address hold time from WE	t <sub>AH</sub>	200		200		ns	
Address setup time to WE	t <sub>AS</sub>	10		10		ns	
CE high after CE-controlled write cycle	<sup>†</sup> CEH	9.9		9.9		ms	
CE hold time from WE high	tcH	0		0		ns	
CE setup time to WE	tcs	0		0		ns	
CE pulse width	tcw	150		150		ns	
Data hold time	<sup>‡</sup> DH	20		20		ns	
Data setup time	t <sub>DS</sub>	100		100		ns	
OE high hold time	toen	10		10		ns	
OE high setup time	toes	10		10		ns	
Write cycle time	twc	10		10		ms	
WE high after WE-controlled write cycle	tWEH	9.9		9.9		ms	
WE pulse width	twp	150		150		ns	
Chip Erase Cycle							
CE hold time	t <sub>ECH</sub>	5		5	·	μs	
CE setup time	t <sub>ECS</sub>	500	-	500		ns	
Data hold time	t <sub>EDH</sub>	100		100		ns	
Data setup time	t <sub>EDS</sub>	500		500		Пŝ	
OE hold time	t <sub>EOEH</sub>	t <sub>ECH</sub> + 3		t <sub>ECH</sub> + 3		μs	
OE setup time	tEOES	500		500		ns	
WE pulse width	tewp	10		10		ms	

#### Notes:

- (1) Input rise and fall time ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs. See figure 1 for output load.
- (2) Output hold time is specified either from the address, or from the ALE, OE or CE pins, whichever goes invalid first.

Figure 1. Output Load





#### **Read Cycles**

 $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  must both be at  $V_{\text{IL}}$  for read cycles to be executed. If either of these inputs rise to  $V_{\text{IH}}$  while the device is reading stored data, the outputs will be placed in a state of high impedance. This two-line output control eliminates bus contention in the system application.

#### **Byte Write Cycles**

Low logic levels on  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  and high logic levels on  $\overline{\text{OE}}$  and  $\overline{\text{ALE}}$  place the  $\mu\text{PD28C05}$  in write operation. The write address inputs are latched by the falling edge of either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs later. The data inputs are latched by the rising edge of either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever occurs earlier. Once byte write operation has begun, the internal circuitry assumes all timing control and the byte being addressed in automatically erased and then programmed. The operation completes within the write cycle time ( $t_{\text{WC}}$ ) of 10 ms.

## **Chip Erase Cycles**

All bytes of the  $\mu$ PD28C05 can be erased simultaneously by making  $\overline{CE}$  and  $\overline{WE}$  fall to  $V_{IL}$  and  $\overline{ALE}$  rise to  $V_{IH}$  after  $\overline{OE}$  has been increased to  $V_{IHH}$  (+ 15  $\pm$  0.5 V). The address inputs are "don't care," but the data inputs must all be driven to  $V_{IH}$  before the chip erase cycle begins.

### **DATA** Polling Feature

This feature supports system software by indicating the precise end of byte write cycles and can be used to reduce the total programming time of the  $\mu$ PD28C05 to a minimum value, which varies with the system environment.

While internal automatic write cycles are being executed, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O<sub>7</sub>. For example, if write data = 1xxx xxxx, then read data = 0xxx xxxx. Once write cycles have finished executing, the execution of a subsequent read cycle will result in true data being output on I/O<sub>7</sub>.

#### **Write Protection Features**

Three features protect against invalid write cycles:

- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less;
- Supply voltage-level detection, where write operation is inhibited when V<sub>CC</sub> is 2.5 volts or less; and
- Write protection logic, where write operation is inhibited if OE is held low or CE or WE is held high during power-on or off of the V<sub>CC</sub> supply voltage.

#### **Truth Table**

Function	CE	ŌE	WE	ALE	I/O <sub>0</sub> - I/O <sub>7</sub>	lcc
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	х	D <sub>OUT</sub>	Active
Standby and write inhibit	V <sub>IH</sub>	X	Х	X	High-Z	Standby
Write	V <sub>IL</sub>	VIH	V <sub>IL</sub>	ViH	D <sub>iN</sub>	Active
Chip erase	V <sub>IL</sub>	VIHH	V <sub>IL</sub>	ViH	D <sub>IN</sub> = V <sub>IH</sub>	Active
Write inhibit	Х	V <sub>IL</sub>	×	X		_
	X	X	V <sub>IH</sub>	Х	-	


#### Notes:

- (1) X can be either VIL or VIH.
- (2)  $V_{IHH} = +15 \pm 0.5 V$ .




# **Timing Waveforms**

# Synchronous Read Cycle (ALE-Controlled)






# Asynchronous Read Cycle






# **WE-Controlled Write Cycle**





# **CE-Controlled Write Cycle**



27B - 9



# Chip Erase Cycle

