Description

The μ PD28C64 is a 65,536-bit electrically erasable and programmable read-only memory (EEPROM) organized as 8,192 x 8 bits and fabricated with an advanced CMOS process for high performance and low power consumption.

Operating from a single + 5-volt power supply, the μ PD28C64 provides \overline{DATA} polling function to indicate the precise end of write cycles. Additional features include chip erase, auto erase and programming, and 32-byte page write cycles.

The μ PD28C64 is available in standard 28-pin plastic DIP.

Features


- □ 8,192 x 8-bit organization
- □ Single + 5-volt power supply
- Chip erase cycles
- Auto erase and programming at 10 ms max
- 32-byte page programming cycles
- DATA polling verification
- Low power dissipation
 - 50 mA max (active)
 - $-100 \,\mu\text{A} \text{ max (standby)}$
- □ Endurance: 100,000 erase/write cycles per byte
- Silicon signature
- □ TTL-compatible inputs and outputs
- □ Three-state outputs
- Advanced CMOS technology
- □ 28-pin plastic DIP packaging

Ordering Information

Part Number	Access Time (max)	Package
μPD28C64C-20	200 ns	28-pin plastic DIP
C-25	250 ns	•

Pin Configuration

28-Pin Plastic DIP



Pin Identification

Symbol	Function
A ₀ - A ₁₂	Address inputs
I/O ₀ - I/O ₇	Data inputs and outputs
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
GND	Ground
Vcc	+ 5-volt power supply
NC	No connection

27c



Absolute Maximum Ratings

Supply voltage, V _{CC}	- 0.6 to + 7.0 V
Input voltage, V _{IN}	- 0.6 to + 7.0 V
Input voltage, Ag	- 0.6 to + 13.5 V
ŌĒ	- 0.6 to + 16.5 V
Output voltage, V _{OUT}	-0.6 to +7.0 V
Operating temperature, TOPR	- 10 to +85°C
Storage temperature, T _{STG}	- 65 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V _{IH}	2.0		V _{CC} + 0.3	٧
Input voltage, low	V _{IL}	- 0.3		0.8	V
Operating temperature	TA	0		70	°C

Capacitance

TA = 25°C; f = 1 MHz; VIN and VOUT = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			12	pF
Output capacitance	Со			10	pF


Truth Table

Function	CE	ŌĒ	WE	input/Output	Icc
Read	VIL	V _{IL}	V _{IH}	D _{OUT}	Active
Standby and write inhibit	VIH	x	Х	High-Z	Standby
Write	V _{IL}	V _{IH}	V _{IL}	DiN	Active
Chip erase	VIL	V _{IHH}	VIL	D _{IN} = V _{IH}	Active
Write Inhibit	X	VIL	Х		_
	X	х	VIH	•	

Notes:

- (1) X can be either V_{IL} or V_{IH} .
- (2) $V_{IHH} = +15 V \pm 0.5$.

Block Diagram





DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH1}	2.4			٧	$I_{OH} = -400 \mu A$
	V _{OH2}	V _{CC} - 0.7			٧	l _{OH} = -100 μA
Output voltage, low	V _{OL}			0.45	٧	l _{OL} = 2.1 mA
Output leakage current	lo			10	μΑ	V _{OUT} = 0 V to V _{CC} ; CE or OE = V _{IH}
Input leakage current	1 _{L1}			10	μΑ	V _{IN} = 0 V to V _{CC}
V _{CC} current (active)	ICCA1			20	mA	CE = VIL; OE = VIH
	I _{CCA2}			50	mA	f = 5 MHz; I _{OUT} = 0 mA
V _{CC} current (standby)	lccs1			1	mA	CE = V _{IH}
	loose			100	μΑ	CE = V _{CC} ; V _{IN} = 0 V to V _{CC}

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

	Symbol	μPD28C64-20		μPD28C64-25			
Parameter		Min	Max	Min	Max	Unit	Test Conditions
Read Operation			-				
Address to output delay	tacc		200		250	ns	CE = OE = V _{IL}
CE to output delay	tcE		200		250	ns	OE = VIL
OE or CE high to output float	t _{DF}	0	60	0	80	ns	CE = V _{IL} or OE = V _I
OE to output delay	toE	10	75	10	100	ns	CE = VIL
Output hold from address, OE or CE, whichever transition occurs first	tон	0		0		ns	$\overline{CE} = \overline{OE} = V_{!L}$

AC Characteristics (cont) $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write Operation						
Address hold time	t _{AH}	200			ns	
Address setup time	t _{AS}	10			ns	
Write hold time	t _{CH}	0			ns	
Write setup time	tcs	0			ns	
CE pulse width	tcw	150			ns	
OE high hold time	^t oEH	10			ns	
OE high setup time	toes	10			ns	
Write cycle time	twc	10			ms	
WE pulse width	t _{WP}	150		-	пѕ	
WE high hold time	twph	50			ns	




AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write Operation						
Byte load cycle time	t _{BLC}	3		100	μs	
Data hold time	[†] DH	20			ns	
Data setup time	t _{DS}	100			ns	
Data valid time	t _{DV}			300	ns	
Chip Erase Operation				T		
OE hold time	t _{CEH}	t _{CH} + 3			μs	
CE hold time	^t CH	5			μs	
CE setup time	tcs	500			ns	
Data hold time	t _{DH}	100			ns	
Data setup time	t _{DS}	500			ns	
OE setup time	t _{OES}	500			ns	
WE pulse width	t _{WP}	10			ms	

Notes:

 See figure 1 for the output load. Input rise and fall times ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs.

Figure 1. Output Load





Read Cycles

Both $\overline{\text{CE}}$ and $\overline{\text{OE}}$ must both be at V_{IL} in order to read stored data. While the device is executing read cycles, bringing either of these inputs to V_{IH} will place the outputs in a state of high impedance. This two-line output control allows bus contention to be eliminated in the system application.

Byte Write Cycles

Low levels on $\overline{\text{CE}}$ and $\overline{\text{WE}}$ and a high level on $\overline{\text{OE}}$ place the $\mu\text{PD28C64}$ in write operation. Write address inputs are latched by the falling edge of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs later. The data inputs are latched by the rising edge of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs earlier. Once byte write operation has begun, the internal circuits assume all timing control. The byte being addressed is automatically erased and then programmed. The operation completes within the write cycle time (twc) of 10 ms.

Page Write Cycle

This option allows the μ PD28C64 to be completely programmed in a much shorter time than is required using byte write cycles. The loading of up to 32 bytes of data before internal write cycles program all of these bytes simultaneously allows the μ PD28C64 to be completely written in a maximum of 2.6 seconds. The page address is specified by the inputs A₅ through A₁₂; once set, this address cannot be changed during a page write cycle. Within the page, address inputs A₀ through A₄ can be used sequentially or in random order to specify individual bytes.

The beginning of a page write cycle is the same as a \overline{WE} -controlled byte write cycle. If the next falling edge of \overline{WE} occurs within a byte load cycle time of 100 μ s, the internal byte load register will be loaded with another byte of input data. This cycle can be repeated to load a

maximum of 32 bytes of data. At any point in the sequence, if $\overline{\rm WE}$ does not have a new falling edge within the byte load cycle time of 100 μ s, byte load operation will terminate and automatic erasing and programming operations will begin.

Chip Erase Cycles

All bytes of the $\mu PD28C64$ can be erased simultaneously by making \overline{CE} and \overline{WE} fall to V_{IL} after \overline{OE} has been increased to V_{IHH} (15 V ±0.5). The address inputs are "don't care," but the data inputs must all be driven to V_{IH} before the chip erase cycle begins.

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write and page write cycles. $\overline{\text{DATA}}$ polling can be used to reduce total programming time of the $\mu\text{PD28C64}$ to a minimum value, which varies with the system environment.

While internal automatic write operation is in progress, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O₇ (for example, if write data = 1xxx xxxx, then read data = 0xxx xxxx). Once the write cycle is complete, a read cycle will result in true data being output on I/O₇.

Write Protection Features


The µPD28C64 provides three features to prevent invalid write cycles.

- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less.
- Supply voltage level detection, where write operation is inhibited when V_{CC} is 2.5 V or less.
- Write protection logic, where write operation is inhibited if OE is held low or CE or WE is held high during power on or off of the V_{CC} supply voltage.




Timing Waveforms

Read Cycle






WE-Controlled Write Cycle






CE-Controlled Write Cycle





Page Write Cycle





Chip Erase Cycle

