

4096 BIT HIGH SPEED STATIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The μPD410 is a very high speed 4K bit static random access memory. It is organized as 4096 words by 1 bit per word and fabricated using N channel silicon gate MOS technology.

All signals to the device are TTL compatible except for Chip Enable which is standard +12 Volt MOS level.


Circuit operation starts with the rising edge of CE. Data is latched and valid until falling edge of CE. Address and Chip Select signals are latched on-chip to simplify system timing requirements.

3

FEATURES


- 4096 Words x 1 Bit Organization
- Fully Decoded
- TTL Compatible (except CE)
- High Speed-Access Time: 90 ns max.
- Cycle Time: 220 ns min.
- Static Operation — No Refresh Required
- Standby Power: 75 mW max.
- Active Power: 470 mW typ.
- Supply Voltages: $V_{DD} = +12V$, $V_{CC} = +5V$, $V_{BB} = -5V$
- Address Registers on the Chip
- Three State Output
- Standard 22 Pin Ceramic Dual-in-Line Package
- Pin Compatible with μPD411 and Other 4K Dynamic RAMs

PIN CONFIGURATION



Rev/1

μPD410



BLOCK DIAGRAM

Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Output Voltages	-0.3 to +20 Volts ^①
All Input Voltages	-0.3 to +20 Volts ^①
Supply Voltage V _{DD}	-0.3 to +20 Volts ^①
Supply Voltage V _{CC}	-0.3 to +20 Volts ^①
Supply Voltage V _{SS}	-0.3 to +20 Volts ^①
Power Dissipation	1.0W

ABSOLUTE MAXIMUM RATINGS*

Note: ^① Relative to V_{BB}

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

T_a = 0°C to 70°C; V_{DD} = 12V ± 5%; V_{CC} = 5V ± 5%; V_{BB} = -5V ± 5%; V_{SS} = 0V

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS
		MIN	MAX		
Input Leakage Current	I _{LI}		10	μA	V _{IN} = V _{IL} MIN to V _{IH} MAX
CE Input Leakage Current	I _{LC}		10	μA	V _{IN} = V _{IL} MIN to V _{IH} MAX
Output Leakage Current	I _{LO}		10	μA	CE = V _{IL} or CS = V _{IH} V _O = 0V to 5.25V
V _{DD} Supply Current during CE off	I _{DDOFF}		200	μA	CE = -1.0V to 0.6V
V _{DD} Supply Current during CE on	I _{DDON}		20	mA	CE = V _{IHC}
Average V _{DD} Current	μPD410	I _{DDAV}	24	mA	Minimum Cycle Time
	μPD410-1	I _{DDAV}	32	mA	
	μPD410-2	I _{DDAV}	45	mA	
	μPD410-3	I _{DDAV}	45	mA	
V _{BB} Supply Current	I _{BB}		100	μA	
V _{CC} Supply Current during CE off	I _{CCOFF}		15	mA	CE = V _{IL} or CS = V _{IH}
Average V _{CC} Current	I _{CCAV}		21	mA	D _{OUT} = No load
Input Low Voltage	V _{IL}	-1.0	0.6	V	
Input High Voltage	V _{IH}	2.4	V _{CC} + 1	V	
CE Input Low Voltage	V _{ILC}	-1.0	0.6	V	
CE Input High Voltage	V _{IHC}	V _{DD} - 1	V _{DD} + 1	V	
Output Low Voltage	V _{OL}	0	0.4	V	I _{OL} = 3.2 mA
Output High Voltage	V _{OH}	2.4	V _{CC}	V	I _{OH} = 2.0 mA

T_a = 0°C to 70°C; V_{DD} = 12V ± 5%; V_{CC} = 5V ± 5%; V_{BB} = -5V ± 5%; V_{SS} = 0V

CAPACITANCE


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Address Capacitance	C _{AD}		4	6	pF	V _{IN} = V _{SS}
CS Capacitance	C _{CS}		4	6	pF	V _{IN} = V _{SS}
D _{IN} Capacitance	C _{IN}		8	10	pF	V _{IN} = V _{SS}
D _{OUT} Capacitance	C _{OUT}		5	7	pF	V _{OUT} = V _{SS}
WE Capacitance	C _{WE}		8	10	pf	V _{IN} = V _{SS}
CE Capacitance	C _{CE}		18	27	pf	V _{IN} = V _{SS}

AC CHARACTERISTICS

T_A = 0°C to 70°C; V_{DD} = 12V ± 5%; V_{CC} = 5V ± 5%; V_{BB} = -5V ± 5%; V_{SS} = 0V


PARAMETER	SYMBOL	LIMITS								UNIT	TEST CONDITIONS
		410		410.1		410.2		410.3			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ, WRITE AND READ-MODIFY-WRITE											
Address to CE Set Up Time	t _{AC}	0		0		0		0		ns	
Address Hold Time	t _{AH}	90		70		50		50		ns	
CE Off Time	t _{CC}	190		140		90		90		ns	
CE Transition Time	t _T	0	40	0	40	0	40	0	40	ns	
CE off to Output High Impedance State	t _{CF}	0	90	0	90	0	90	0	90	ns	
READ											
Cycle Time	t _{CY}	440		330		220		220		ns	t _T = 10 ns
CE on Time	t _{CE}	230	2000	170	2000	110	2000	110	2000	ns	
CE Output Delay	t _{CO}		190		140		90		80	ns	Load = 50 pF + t _{TTL} Ref = 2.0 or 0.8V
Access Time	t _{ACC}		200		150		100		90	ns	t _{ACC} = t _{AC} + t _{CO} + t _T
CE to WE	t _{WL}	20		20		20		20		ns	
WE to CE on	t _{WC}	0		0		0		0		ns	
WRITE											
Cycle Time	t _{CY}	440		330		220		220		ns	t _T = 10 ns
CE on Time	t _{CE}	230	2000	170	2000	110	2000	110	2000	ns	
WE to CE off	t _W	130		100		70		70		ns	
CE to WE	t _{CW}	130		100		70		70		ns	
D _{IN} to WE Set Up	t _{DW}	0		0		0		0		ns	
D _{IN} Hold Time	t _{DH}	60		40		20		20		ns	
WE Pulse Width	t _{WP}	130		100		70		70		ns	
READ-MODIFY-WRITE											
Read-Modify-Write (RMW) Cycle Time	t _{RWC}	560		420		280		280		ns	t _T = 10 ns
CE Width During RMW	t _{CRW}	350	2000	260	2000	170	2000	170	2000	ns	
WE to CE on	t _{WC}	0		0		0		0		ns	
WE to CE off	t _W	130		100		70		70		ns	
WE Pulse Width	t _{WP}	130		100		70		70		ns	
D _{IN} to WE Set Up	t _{DW}	0		0		0		0		ns	
D _{IN} Hold Time	t _{DH}	60		40		20		20		ns	
CE to Output Delay	t _{CO}		190		140		90		80	ns	Load = 50 pF + t _{TTL} , Ref = 2.0 or 0.8V
Access Time	t _{ACC}		200		150		100		90	ns	t _{ACC} = t _{AC} + t _{CO} + t _T

PACKAGE OUTLINE μPD410D




ITEM	MILLIMETERS	INCHES
A	27.43 Max.	1.079 Max.
B	1.27 Max.	0.05 Max.
C	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0.3	0.138
H	3.7 ± 0.3	0.145
I	4.2 Max.	0.165 Max.
J	5.08 Max.	0.200 Max.
K	10.16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
M	0.25 ± 0.05	0.009


READ CYCLE



WRITE CYCLE



READ-MODIFY-WRITE CYCLE



- Notes:
- ① $V_{DD} - 2V$ is the reference level for measuring timing of CE.
 - ② $V_{SS} + 2V$ is the reference level for measuring timing of CE.
 - ③ V_{IHMIN} is the reference level for measuring timing of the addresses, CS, WE and DIN.
 - ④ V_{ILMAX} is the reference level for measuring timing of the addresses, CS, WE and DIN.
 - ⑤ $V_{SS} + 2.0V$ is the reference level for measuring timing of $\overline{DOUT}$.
 - ⑥ $V_{SS} + 0.8V$ is the reference level for measuring timing of $\overline{DOUT}$.
 - ⑦ WE must be at V_{IH} until end of t_{CO} .

The information presented in this document is believed to be accurate and reliable. The information is subject to change without notice.
SP410-7-78-2.5K-GY