# CAT28F010

# 1 Megabit CMOS Flash Memory

# Licensed Intel second source

#### **FEATURES**

- Fast Read Access Time: 70/90/120/150 ns
- **Low Power CMOS Dissipation:** 
  - -Active: 30 mA max (CMOS/TTL levels)
  - -Standby: 1 mA max (TTL levels)
  - -Standby: 100 µA max (CMOS levels)
- High Speed Programming:
  - -10 µs per byte
  - -2 Sec Typ Chip Program
- 0.5 Seconds Typical Chip-Erase
- 12.0V ± 5% Programming and Erase Voltage
- Stop Timer for Program/Erase

- Commercial, Industrial and Automotive Temperature Ranges
- On-Chip Address and Data Latches
- JEDEC Standard Pinouts:
  - -32-pin DIP
  - -32-pin PLCC
  - -32-pin TSOP (8 x 14; 8 x 20)
- 100,000 Program/Erase Cycles
- 10 Year Data Retention
- **■** Electronic Signature


#### **DESCRIPTION**

The CAT28F010 is a high speed 128K x 8-bit electrically erasable and reprogrammable Flash memory ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 0.5 second.

It is pin and Read timing compatible with standard EPROM and E<sup>2</sup>PROM devices. Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus,

using a two write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation.

The CAT28F010 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32-pin plastic DIP, 32-pin PLCC or 32-pin TSOP packages.



© 1996 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice Stock No. 21016-03 8/97

7-1

V<sub>SS</sub> □ 16

### PIN CONFIGURATION

18 🗀 1/04

17 103

#### DIP Package (P) 32 Vpp □•1 □ vcc A<sub>16</sub> 🗖 2 31 □ WE PLCC Package (N) A<sub>15</sub> 3 30 | N/C A<sub>12</sub> 4 A<sub>7</sub> 5 29 A A 14 28 A A 13 A12 A15 A16 VPP VCC WE A6 | 6 27 🗀 A8 A<sub>5</sub> 7 A<sub>4</sub> 8 A<sub>3</sub> 9 A<sub>2</sub> 10 A<sub>1</sub> 11 A<sub>0</sub> 12 3 2 1 32 31 30 29 🗠 A14 A7 □ A6 🗆 6 28 🗀 A13 24 🗖 😇 27 A<sub>B</sub> 26 A<sub>9</sub> A5 □ 23 A 10 22 CE A4 🗆 A3 □ 25 A11 21 107 24 | OE 23 | A<sub>10</sub> A<sub>2</sub> | A<sub>1</sub> | A<sub>1</sub> | 10 VO<sub>0</sub> ☐ 13 VO<sub>1</sub> ☐ 14 VO<sub>2</sub> ☐ 15 20 | 1/O<sub>6</sub> 19 | 1/O<sub>5</sub> 11 ᄱᅜ 12 22 🗖 CE

1/00 □

#### PIN FUNCTIONS


Pin Name	Туре	Function
A <sub>0</sub> -A <sub>16</sub>	Input	Address Inputs for memory addressing
1/00-1/07	1/0	Data Input/Output
CE	Input	Chip Enable
ŌĒ	Input	Output Enable
WE ,	Input	Write Enable
Vcc		Voltage Supply
V <sub>SS</sub>		Ground
V <sub>PP</sub>		Program/Erase Voltage Supply

5108 FHD F01


14 15 16 17 18 19 20 1/01 1/02 1/03 1/04 1/05 1/06

21 | 1/07

TSOP Package (Standard Pinout 8mm x 20mm) (T) TSOP Package (Standard Pinout 8mm x 14mm) (T14)



# TSOP Package (Reverse Pinout) (TR)



5108 FHD F14

Stock No. 21016-03 8/97

7-2

1962695 0003205 76T **=** 

### **ABSOLUTE MAXIMUM RATINGS\***

# \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> (3)	Endurance	100K		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> (3)	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> (3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
ILTH <sup>(3)(4)</sup>	Latch-Up	100		mA	JEDEC Standard 17

# **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz

		Lir	nits			
Symbol	Test	Min	Max.	Units	Conditions	
C <sub>IN</sub> (3)	Input Pin Capacitance		6	pF	V <sub>IN</sub> = 0V	
C <sub>OUT</sub> (3)	Output Pin Capacitance		10	pF	V <sub>OUT</sub> = 0V	
C <sub>VPP</sub> (3)	V <sub>PP</sub> Supply Capacitance		25	pF	V <sub>PP</sub> = 0V	

#### Note:

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods of less than 20ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

# CAT28F010

# **D.C. OPERATING CHARACTERISTICS**

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

			Limits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
lu	Input Leakage Current		±1	μА	$V_{IN} = V_{CC} \text{ or } V_{SS}$ $V_{CC} = 5.5V, \overline{OE} = V_{IH}$
llo	Output Leakage Current		±1	μА	Vout = Vcc or Vss, Vcc = 5.5V, OE = V <sub>IH</sub>
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS		100	μА	$\overline{CE} = V_{CC} \pm 0.5V,$ $V_{CC} = 5.5V$
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL		1	mA	CE = V <sub>IH</sub> , V <sub>CC</sub> = 5.5V
Icc <sub>1</sub>	V <sub>CC</sub> Active Read Current		30	mA	$V_{CC} = 5.5V$ , $\overline{CE} = V_{IL}$ , $I_{OUT} = 0$ mA, $f = 6$ MHz
I <sub>CC2</sub> <sup>(1)</sup>	Vcc Programming Current		15	mA	V <sub>CC</sub> = 5.5V, Programming in Progress
Icc3 <sup>(1)</sup>	V <sub>CC</sub> Erase Current		15	mA	V <sub>CC</sub> = 5.5V, Erasure in Progress
ICC4 <sup>(1)</sup>	V <sub>CC</sub> Prog./Erase Verify Current		15	mA	V <sub>CC</sub> = 5.5V, Program or Erase Verify in Progress
IPPS	V <sub>PP</sub> Standby Current		±10	μА	V <sub>PP</sub> = V <sub>PPL</sub>
I <sub>PP1</sub>	V <sub>PP</sub> Read Current		200	μА	VPP = VPPH
I <sub>PP2</sub> <sup>(1)</sup>	V <sub>PP</sub> Programming Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Programming in Progress
l <sub>PP3</sub> <sup>(1)</sup>	V <sub>PP</sub> Erase Current		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Erasure in Progress
l <sub>PP4</sub> <sup>(1)</sup>	VPP Prog./Erase Verify Current		5	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Program or Erase Verify in Progress
VIL	Input Low Level TTL	-0.5	0.8	٧	
VILC	Input Low Level CMOS	-0.5	0.8	٧	, , , , , , , , , , , , , , , , , , ,
VoL	Output Low Level		0.45	٧	I <sub>OL</sub> = 5.8mA, V <sub>CC</sub> = 4.5V
VIH	Input High Level TTL	2	V <sub>CC</sub> +0.5	٧	
VIHC	Input High Level CMOS	Vcc*0.7	V <sub>CC</sub> +0.5	٧	75.75
V <sub>OH1</sub>	Output High Level TTL	2.4		٧	$I_{OH} = -2.5 \text{mA}, V_{CC} = 4.5 \text{V}$
V <sub>OH2</sub>	Output High Level CMOS	Vcc-0.4		٧	$I_{OH} = -400 \mu A$ , $V_{CC} = 4.5 V$
V <sub>ID</sub>	A <sub>9</sub> Signature Voltage	11.4	13	٧	$A_9 = V_{ID}$
I <sub>ID</sub> (1)	A <sub>9</sub> Signature Current		200	μА	A <sub>9</sub> = V <sub>ID</sub>
V <sub>LO</sub>	V <sub>CC</sub> Erase/Prog. Lockout Voltage	2.5		V	

Note:

<sup>(1)</sup> This parameter is tested initially and after a design or process change that affects the parameter.

#### **SUPPLY CHARACTERISTICS**

		Li			
Symbol	Parameter	Min	Max.	Unit	
Vcc	Vcc Supply Voltage	4.5	5.5	٧	
V <sub>PPL</sub>	VPP During Read Operations	0	6.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> During Read/Erase/Program	11.4	12.6	٧	

# A.C. CHARACTERISTICS, Read Operation

 $V_{CC} = +5V \pm 10\%$ , unless otherwise specified.

JEDEC	Standard		28F010-70		28F010-90		28F010-12		28F010-15			
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tavav	t <sub>RC</sub>	Read Cycle Time	70			90	120		150		ns	
tELQV	tce	CE Access Time		70		90		120		150	ns	
tavov	tacc	Address Access Time		70		90		120		150	ns	
tGLQV	toe	OE Access Time		28		35		50		55	ns	
taxox	tон	Output Hold from Address OE/CE Change	0		0		0		0		ns	
tacax	toLZ <sup>(1)(6)</sup>	OE to Output in Low-Z	0		0		0		0		ns	
t <sub>ELQX</sub>	t <sub>LZ</sub> (1)(6)	CE to Output in Low-Z	0		0		0		0		ns	
tgнqz	t <sub>DF</sub> (1)(2)	OE High to Output High-Z		20	•	20		30		35	ns	
t <sub>EHQZ</sub>	t <sub>DF</sub> (1)(2)	CE High to Output High-Z		30		30		40		45	ns	
twHGL <sup>(1)</sup>	-	Write Recovery Time Before Read		6	6		6		6		μs	

Figure 1. A.C. Testing Input/Output Waveform(3)(4)(5)

Waveform(3)(4)(5)

INPUT PULSE LEVELS

A8 V REFERENCE POINTS

5108 FHD F03


Waveform(3)(4)(5)

INPUT PULSE LEVELS

1.5 V REFERENCE POINTS


5108 FHD F03

# **Testing Load Circuit (example)**



# Testing Load Circuit (example)

Figure 2. Highspeed A.C. Testing Input/Output



Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (3) Input Rise and Fall Times (10% to 90%) < 10 ns.
- (4) Input Pulse Levels = 0.45V and 2.4V. For High Speed Input Pulse Levels 0.0V and 3.0V.
- (5) Input and Output Timing Reference = 0.8V and 2.0V. For High Speed Input and Output Timing Reference = 1.5V.
- (6) Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.

Stock No. 21016-03 8/97

7-5

**1**962695 0003208 479 **11** 

# A.C. CHARACTERISTICS, Program/Erase Operation

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

JEDEC	Standard		28F0	10-70	28F0	10-90	28F0	10-12	28F010-15		
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	twc	Write Cycle Time	70	T	90		120		150		ns
tavwl.	tas	Address Setup Time	0		0		0		0	<u>†                                      </u>	ns
twlax	tah	Address Hold Time	40		40		40		40		ns
tоvwн	t <sub>DS</sub>	Data Setup Time	40		40		40		40		ns
twnox	t <sub>DH</sub>	Data Hold Time	10		10		10		10		ns
tELWL	tcs	CE Setup Time	0		0		0		0		ns
twhen	tсн	CE Hold Time	0		0		0		0		ns
twLwH	twp	WE Pulse Width	40		40	<u> </u>	40		40		ns
twhwL	twen	WE High Pulse Width	20		20		20		20		ns
twhwh1(2)	-	Program Pulse Width	10		10		10	ļ	10		дѕ
twhwh2 <sup>(2)</sup>	-	Erase Pulse Width	9.5		9.5		9.5		9.5	<del>                                     </del>	ms
twigi	-	Write Recovery Time Before Read	6		6		6		6		μs
tGHWL	-	Read Recovery Time Before Write	0		0		0		0	<del> </del>	μs
tvpel	-	V <sub>PP</sub> Setup Time to CE	100		100		100		100	<u> </u>	ns

# **ERASE AND PROGRAMMING PERFORMANCE**(1)

	28	F010-	70	28	28F010-90			28F010-12			28F010-15		
Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Chip Erase Time <sup>(3)(5)</sup>		0.5	10		0.5	10		0.5	10		0.5	10	sec
Chip Program Time(3)(4)		2	12.5		2	12.5		2	12.5		2	12.5	sec

Program and Erase operations are controlled by internal stop timers.

(5) Excludes 00H Programming prior to Erasure.

<sup>(1)</sup> Please refer to Supply characteristics for the value of V<sub>PPH</sub> and V<sub>PPL</sub>. The V<sub>PP</sub> supply can be either hardwired or switched. If V<sub>PP</sub> is switched, V<sub>PPL</sub> can be ground, less than V<sub>CC</sub> + 2.0V or a no connect with a resistor tied to ground.

 <sup>(3) &#</sup>x27;Typicals' are not guaranteed, but based on characterization data. Data taken at 25°C, 12.0V Vpp.
 (4) Minimum byte programming time (excluding system overhead) is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/ byte (16 µs x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.

# **FUNCTION TABLE**(1)

			Pins			
Mode	CE	OE	WE	V <sub>PP</sub>	1/0	Notes
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	VPPL	Dout	
Output Disable	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Х	High-Z	
Standby	ViH	Х	X	V <sub>PPL</sub>	High-Z	
Signature (MFG)	VıL	VıL	V <sub>IH</sub>	Х	31H	$A_0 = V_{1L}, A_9 = 12V$
Signature (Device)	VIL	V <sub>IL</sub>	, V <sub>IH</sub>	Х	B4H	$A_0 = V_{IH}, A_9 = 12V$
Program/Erase	VIL	V <sub>IH</sub>	VIL	V <sub>PPH</sub>	D <sub>IN</sub>	See Command Table
Write Cycle	VIL	ViH	VIL	V <sub>PPH</sub>	D <sub>IN</sub>	During Write Cycle
Read Cycle	V <sub>IL</sub>	V <sub>IL</sub>	ViH	V <sub>PPH</sub>	Dout	During Write Cycle

# WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when V<sub>PP</sub> is high and the instruction byte is latched on the rising edge of WE. Write cycles also internally latch addresses and data required for programming and erase operations.

				Pins			.1
	Firs	t Bus Cycle					
Mode	Operation	Address	DIN	Operation	Address	DiN	Dout
Set Read	Write	Х	00H	Read	A <sub>IN</sub> .		Dout
Read Sig. (MFG)	Write	Х	90H	Read	00		31H
Read Sig. (Device)	Write	X	90H	Read	01		B4H
Erase	Write	Х	20H	Write	х	20H	
Erase Verify	Write	Ain	A0H	Read	Х		Dout
Program	Write	Х	40H	Write	Ain	D <sub>IN</sub>	
Program Verify	Write	Х	COH	Read	X		Dout
Reset	Write	X	FFH	Write	Х	FFH	

Note:

<sup>(1)</sup> Logic Levels:  $X = \text{Logic 'Do not care' } (V_{IH}, V_{IL}, V_{PPL}, V_{PPH})$ 

#### **READ OPERATIONS**

#### **Read Mode**

A Read operation is performed with both CE and OE low and with WE high. VPP can be either high or low, however, if VPP is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 17 address pins. The respective timing waveforms for the read operation are shown in Figure 3. Refer to the AC Read characteristics for specific timing parameters.

#### **Signature Mode**

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A<sub>9</sub> or by sending an instruction to the command register (see Write Operations).

The conventional mode is entered as a regular READ mode by driving the  $\overline{CE}$  and  $\overline{OE}$  pins low (with  $\overline{WE}$  high), and applying the required high voltage on address pin  $A_9$  while all other address lines are held at  $V_{1L}$ .

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/O<sub>0</sub> to I/O<sub>7</sub>:

CATALYST Code = 
$$00110001$$
 (31H)


A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O<sub>0</sub> to I/O<sub>7</sub>.

28F010 Code = 1011 0100 (B4H)

# **Standby Mode**

With  $\overline{\text{CE}}$  at a logic-high level, the CAT28F010 is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.

Figure 3. A.C. Timing for Read Operation



### **WRITE OPERATIONS**

The following operations are initiated by observing the sequence specified in the Write Command Table.

#### Read Mode

The device can be put into a standard READ mode by initiating a write cycle with 00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or E<sup>2</sup>PROM Read.

#### Signature Mode

An alternative method for reading device signature (see Read Operations Signature Mode), is initiated by writing the code 90H into the command register while keeping VPP high. A read cycle from address 0000H with CE and OE low (and WE high) will output the device signature.

CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O<sub>0</sub> to I/O<sub>7</sub>.

28F010 Code = 1011 0100 (B4H)

Figure 4. A.C. Timing for Erase Operation





Figure 5. Chip Erase Algorithm<sup>(1)</sup>



Note:

(1) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

5108 FHD F10

Stock No. 21016-03 8/97

7-10

**I**1962695 0003213 836 **III** 

#### **Erase Mode**

During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of  $\overline{WE}$ , at which time the Erase Verify command (A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when  $\overline{WE}$  goes low. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

#### **Erase-Verify Mode**

The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.

# **Programming Mode**

The programming operation is initiated using the programming algorithm of Figure 7. During the first write cycle, the command 40H is written into the command register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of WE, while the data is latched on the rising edge of WE. The program operation terminates with the next rising edge of WE. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.





Figure 7. Programming Algorithm<sup>(1)</sup>



(1) The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

5108 FHD F06

### **Program-Verify Mode**

A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Program-verify operation is initiated by writing COH into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify Vcc. Refer to AC Characteristics (Program/ Erase) for specific timing parameters.

#### Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with FFH on the data bus will abort an erase or a program operation. The abort/reset operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode.


# **POWER UP/DOWN PROTECTION**

The CAT28F010 offers protection against inadvertent programming during V<sub>PP</sub> and V<sub>CC</sub> power transitions. When powering up the device there is no power-on sequencing necessary. In other words, V<sub>PP</sub> and V<sub>CC</sub> may power up in any order. Additionally V<sub>PP</sub> may be hardwired to V<sub>PPH</sub> independent of the state of V<sub>CC</sub> and any power up/down cycling. The internal command register of the CAT28F010 is reset to the Read Mode on power up.

# **POWER SUPPLY DECOUPLING**

To reduce the effect of transient power supply voltage spikes, it is good practice to use a  $0.1\mu F$  ceramic capacitor between  $V_{CC}$  and  $V_{SS}$  and  $V_{PP}$  and  $V_{SS}$ . These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.


Figure 8. Alternate A.C. Timing for Program Operation



# **ALTERNATE CE-CONTROLLED WRITES**

JEDEC	Standard		28F0	10-70	28F0	10-90	28F0	10-12	28F	010-15	
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tavav	twc	Write Cycle Time	70		90		120		120		ns
tavel	tas	Address Setup Time	0		0		0		0		ns
tELAX	tah	Address Hold Time	40		40		40		40		ns
toveH	tos	Data Setup Time	40		40		40		40		ns
tEHDX	t <sub>DH</sub>	Data Hold Time	10		10		10		10		ns
t <sub>EHGL</sub>	-	Write Recovery Time Before Read	6		6	<u> </u>	6		6		μs
tGHEL	-	Read Recovery Time Before Write	0		0		0		0	†	μs
twiel	tws	WE Setup Time Before CE	0		0		0		0		ns
tehwh	-	WE Hold Time After CE	0	1	0		0		0		ns
tELEH	tcp	Write Pulse Width	40		40		40	1	40		ns
tehel.	tсрн	Write Pulse Width High	20		20		20	1	20		ns
t <sub>VPEL</sub>	-	V <sub>PP</sub> Setup Time to CE Low	100		100		100	<u> </u>	100	1	ns

# ORDERING INFORMATION



<sup>\* -40°</sup> to +125° is available upon request.

# Note:

(1) The device used in the above example is a CAT28F010NI-90TE7 (PLCC, Industrial Temperature, 90 ns access time, Tape & Reel).

Stock No. 21016-03 8/97

7-14

**■ 1962695 0003217 481 ■**