

Description

The μ PD42273 is a dual-port graphics buffer equipped with a 256K x 4-bit random access port and a 512 x 4-bit serial read port. The serial read port is connected to an internal 2048-bit data register through a 512 x 4-bit serial read output circuit. The random access port is used by the host CPU to read or write data addressed in any desired order. A write-per-bit capability allows each of the four data bits to be individually selected or masked for a write cycle.

The µPD42273 features fully asynchronous dual access, except when transferring stored graphics data from a selected row of the storage array to the data register. During a data transfer, the random access port requires a special timing cycle using a transfer clock; the serial read port continues to operate normally. Following the clock transition of a data transfer, serial output data changes from an old line to a new line and the starting location on the new line is addressable in the data transfer cycle.

An advanced CMOS silicon-gate process using polycide technology and trench capacitors provides high storage cell density, high performance, and high reliability.

Refreshing is accomplished by means of $\overline{\text{RAS}}$ -only refresh cycles or by normal read or write cycles on the 512 address combinations of A_0 through A_8 during an 8-ms period. Automatic internal refreshing, by means of either hidden refreshing or the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ timing and on-chip internal refresh circuitry, is also available. The transfer of a row of data from the storage array to the data register also refreshes that row automatically.

The μ PD42273 is an alternative to the μ PD42274 for applications that do not require the flash write function.

All inputs and outputs, including clocks, are TTL-compatible. All address and data-in signals are latched on-chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

The μ PD42273 is available in a 28-pin plastic ZIP or 28-pin plastic SOJ and is guaranteed for operation at 0 to + 70°C.


Features

- Three functional blocks
 - 256K x 4-bit random access storage array
 - 2048-bit data register
 - 512 x 4-bit serial read output circuit
- Two data ports: random access and serial read
- Dual-port accessibility except during data transferAddressable start of serial read operation
- Real-time data transfer
- ☐ Single + 5-voit ± 10% power supply
- On-chip substrate bias generator
- □ Random access port
 - -- Two main clocks: RAS and CAS
 - Multiplexed address inputs
 - Direct connection of I/O and address lines allowed by OE to simplify system design
 - 512 refresh cycles every 8 ms
 - Read, early write, late write, read-write/read-modify-write, RAS-only refresh, and fast-page cycles
 - Automatic internal refreshing by means of the CAS before RAS on-chip address counter
 - CAS-controlled hidden refreshing
 - --- Write-per-bit option regarding four I/O bits
 - Write bit selection multiplexed on IO₀-IO₃
- □ RAS-activated data transfer
 - Same cycle time as for random access
 - Row data transferred to data register as specified by row address inputs
 - Starting location of following serial read cycle specified by column address inputs
 - Transfer of 2048 bits of data on one row to the data register, and the starting location of the serial read circuit, activated by a low-to-high transition of DT
 - Data transfer during real-time operation or standby of serial port
- Fast serial read operation by means of SC pins
- □ Serial data output on SO₀-SO₃
- Direct connection of multiple serial outputs for extension of data length
- □ Fully TTL-compatible inputs, outputs, and clocks
- Three-state outputs for random and serial access
- CMOS silicon-gate process with trench capacitors




Pin Configurations

28-Pin Plastic SOJ



28-Pin Plastic ZIP



Pin Identification

Symbol	Function
A ₀ - A ₈	Address inputs
W ₀ /IO ₀ - W ₃ /IO ₃	Write-per-bit selects/data inputs and outputs
RAS	Row address strobe
CAS	Column address strobe
WB/WE	Write-per-bit/write enable
DT/OE	Data transfer/output enable
SO ₀ - SO ₃	Serial read outputs
sc	Serial control
SOE	Serial output enable
GND	Ground
Vcc	+5-volt ±10% power supply
NC	No connection

Ordering Information

Part Number	Row Access Time (max)	Serial Access Time (max)	Package
μPD42273LE-10	100 ns	30 ns	28-pin
LE-12	120 ns	40 ns	plastic SOJ
μPD42273V-10	100 ns	30 ns	28-pin
V-12	120 ns	40 ns	plastic ZIP

Absolute Maximum Ratings

Aboolate maximum ratings	
Voltage on any pin except V _{CC} relative to GND, V _{R1}	-1.0 to +7.0 V
Voltage on V _{CC} relative to GND, V _{R2}	-1.0 to +7.0 V
Operating temperature, TOPR	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.5 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V _{IH}	2.4		5.5	٧
Input voltage, low	V _{IL}	-1.0	-	0.8	٧
Ambient temperature	TA	0		70	°C


Capacitance

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; f = 1 \text{ MHz}; GND = 0 \text{ V}$

Parameter	Symbol	Limit (max)	Unit	Pins Under Test
Input	C _{I(A)}	5	рF	A ₀ through A ₈
capacitance	C _{I(DT/OE)}	8	рF	DT/OE
	CI(WB/WE)	8	рF	WB/WE
	C _{I(RAS)}	8	рF	RAS
,	C _{I(CAS)}	8	рF	CAS
	C _{I(SOE)}	8	рF	SOE
	C _{I(SC)}	8	рF	sc
Input/output capacitance	C _{IO (W/IO)}	7	ρF	W ₀ /IO ₀ through W ₃ /IO ₃
Output capacitance	C _{0 (S0)}	7	рF	SO ₀ through SO ₃



Block Diagram



Pin Functions

A₀-A₈ (Address Inputs). These pins are multiplexed as row and column address inputs. Each of four data bits in the random access port corresponds to 262,144 storage cells, which means that nine row addresses and nine column addresses are required to decode one cell location. Nine row addresses are first used to select one of the 512 possible rows for a read, write, data transfer, or refresh cycle. Nine column addresses are then used to select the one of 512 possible column decoders for a read or write cycle or the one of 512 possible starting locations for the next serial read cycle. (Column addresses are not required in RAS-only refresh or flash write cycles.)

 W_0/IO_0 - W_3/IO_3 (Write-Per-Bit Inputs/Common Data Inputs and Outputs). Each of the four data bits can be individually latched by these inputs at the falling edge of \overline{RAS} in a write cycle, and then updated at the next falling edge of \overline{RAS} . In a read cycle, these pins serve as outputs for the selected storage cells. In a write cycle, data input on these pins is latched by the falling edge of \overline{CAS} or \overline{WE} .

RAS (Row Address Strobe). This pin is functionally equivalent to a chip enable signal in that whenever it is

activated, the 2,048 storage cells of a selected row are sensed simultaneously and the sense amplifiers restore all data. The nine row address bits are latched by this signal and must be stable on or before its falling edge. CAS, DT/OE and WB/WE are simultaneously latched to determine device operation.

CAS (Column Address Strobe). This pin serves as a chip selection signal to activate the column decoder and the input/output buffers. The nine column address bits are latched at the falling edge of CAS.

WB/WE (Write-Per-Bit Control/Write Enable). At the falling edge of FAS the WB/WE input must be low and CAS and DT/OE high to enable the write- per-bit option. A high WB/WE can be used at the beginning of a standard write or read cycle.

DT/OE (Data Transfer/Output Enable). At the falling edge of RAS, CAS high and FWE and DT/OE low initiate a data transfer, regardless of the level of WB/WE. DT/OE high initiates conventional read or write cycles and controls the output buffer in the random access port.

SO₀-SO₃ (Serial Data Output). Four-bit data is read from these pins. Data remains valid until the next SC signal is activated.



SC (Serial Control). Repeatedly activating this signal causes serial read cycles (starting from the location specified in the data transfer cycle) to be executed within the 2,048 bits in the data register. The rising edge of SC activates serial read operation, in which four of the 2,048 data bits are transferred to four serial data buses, respectively, and read out. Whenever SC is low, the serial port is in standby.

SOE (Serial Output Enable). This signal controls the serial data output buffer.

OPERATION

The μ PD42273 consists of a random access port and a serial read port. The random access port executes standard read and write cycles as well as data transfer and flash write cycles, all of which are based on conventional $\overline{RAS}/\overline{CAS}$ timing.

In a data transfer, data in each storage cell on the selected row is transferred simultaneously through a transfer gate to its corresponding register location. The serial read port shows the contents of the data register in serial order. The random access and serial read ports can operate asynchronously, except when the transfer gate is turned on during the data transfer period.

Addressing

The storage array is arranged in a 512-row by 2048-column matrix, whereby each of 4 data bits in the random access port corresponds to 262,144 storage cells and 18 address bits are required to decode one cell location. Nine row address bits are set up on pins A_0 through A_8 and latched onto the chip by \overline{RAS} . Nine column address bits then are set up on pins A_0 through A_8 and latched onto the chip by \overline{CAS} . All addresses must be stable, on or before the falling edges of \overline{RAS} and \overline{CAS} . Whenever \overline{RAS} is activated, 2048 cells on the selected row are sensed simultaneously and the sense amplifiers automatically restore the data. \overline{CAS} serves as a chip selection signal to activate the column decoder and the input and output buffers.

Through 1 of 512 column decoders, 4 storage cells on the row are connected to 4 data buses, respectively. In a data transfer cycle, 9 row address bits are used to select 1 of the 512 possible rows involved in the transfer of data to the data register. Nine column address bits are then used to select the 1 of 512 possible serial decoders that corresponds to the starting location of the next serial read cycle. In the serial read port, when SC is activated, 4 data bits in the 2048-bit data register are transferred to 4 serial data buses and read out. Activating SC repeatedly causes serial read cycles

(starting from the location specified in the data transfer cycle) to be executed within the 2048 bits in the data register.

Random Access Port

An operation in the random access port begins with a negative transition of RAS. Both RAS and CAS have minimum pulse widths, as specified in the timing table, which must be maintained for proper device operation and data integrity. Once begun, a cycle must meet all specifications, including minimum cycle time. To reduce the number of pins, the following are multiplexed.

- DT/OE
- WB/WE
- W_i/IO_i (i = 0, 1, 2, 3)

 $\overline{\text{OE}}$, $\overline{\text{WE}}$ and IO_i represent standard operations, while $\overline{\text{DT}}$, $\overline{\text{WB}}$, and W_i are special inputs to be applied in the same way as row address inputs, with setup and hold times referenced to the negative transition of $\overline{\text{RAS}}$.

The level of \overline{DT} determines whether a cycle is a random access or data transfer operation. \overline{WB} affects only write cycles and determines whether or not the write-per-bit capability is used. W_i defines data bits to be written with the write-per-bit option. In the following discussions, these multiplexed pins are designated as $\overline{DT}(\overline{DE})$, for example, depending on the function being described.

To use the μPD42273 for random access, DT(/OE) must be high as RAS falls to disconnect the 2048-bit register from the corresponding 2048-digit lines of the storage array. Conversely, to execute a data transfer, DT(/OE) must be low as RAS falls to open the 2048 transfer gates and transfer data from one of the rows to the register.

Truth Table for the Random Access Port

CAS	DT/OE	WB/WE	Cycle
Н	Н	Н	Read or write (Note 1)
Н	Н	L	Mask write (Note 2)
Н	L	Х	Read data transfer (Note 3)
L	х	×	CAS before RAS refresh (Note 4)

Notes:

- Initiates a normal read or write cycle and disables the write-perbit capability.
- (2) Enables individual bits to be selected or masked for a write cycle. Four-bit masked data is latched at the falling edge of RAS and reset at the rising edge of RAS.
- (3) Initiates a read data transfer cycle.
- (4) Initiates a CAS before RAS refresh cycle. As RAS falls, WB/WE and DT/OE = don't care.
- (5) X = don't care.



Read Cycle. A read cycle is executed by activating RAS, CAS, and OE and by maintaining (WB/)WE while CAS is active. The (W_i/)IO_i pin (i = 0, 1, 2, 3) remains in high impedance until valid data appears at the output at access time. Device access time, tACC, will be the longest of the following four calculated intervals:

- t_{RAC}
- RAS to ±CAS delay (t_{RCD}) + t_{CAC}
- RAS to column address delay (t_{RAD}) + t_{AA}
- RAS to OE delay + toEA

Access times from RAS (t_{RAC}), from CAS (t_{CAC}), from the column addresses (tAA), and from OE (tOEA) are device parameters. The RAS-to-CAS, RAS-to-column address, and RAS-to-OE delays are system-dependent timing parameters. Output becomes valid after the access time has elapsed and it remains valid while both CAS and OE are low. Either CAS or OE high returns the output pins to high impedance.

Write Cycle. A write cycle is executed by bringing (WB/)WE low during the RAS/CAS cycle. The falling edge of CAS or (WB/)WE strobes the data on (Wi/)IOi into the on-chip data latch. To make use of the writeper-bit option, WB(/WE) must be low as RAS falls. In this case, write data bits can be specified by keeping W_i(/IO_i) high, with setup and hold times referenced to the negative transition of RAS.

For those data bits of W_i(/IO_i) that are kept low as RAS falls, write operation is inhibited on the chip. If $\overline{WB}(\overline{WE})$ is high as RAS falls, the write-per-bit option is not used and a write cycle is executed for all four data bits.

Early Write Cycle. An early write cycle is executed by bringing (WB/)WE low before CAS falls. Data is strobed by CAS, with setup and hold times referenced to this signal, and the output remains in high impedance for the entire cycle. As RAS falls, (DT/)OE must meet the setup and hold times of a high DT, but otherwise (DT/)OE does not affect anything while CAS is active.

Read-Write/Read-Modify-Write Cycle. This cycle is executed by bringing (WB/)WE low with the RAS and CAS signals low. (Wi/)IOi shows read data at access time. Afterward, in preparation for the upcoming write cycle, (W_i/)IO_i returns to high impedance when (DT/)OE goes high. The data to be written is strobed by (WB/)WE, with setup and hold times referenced to this signal.

Late Write Cycle. This cycle shows the timing flexibility of (DT/)OE, which can be activated just after (WB/)WE falls, even when (WB/)WE is brought low after CAS.

Refresh Cycle. A cycle at each of the 512 row addresses (A₀ through A₈) will refresh all storage cells. Any read, write, refresh, or data transfer cycle executed in the random access port refreshes the 2048 bits selected by the RAS addresses or by the on-chip address counter.

RAS-Only Refresh Cycle. A cycle having only RAS active refreshes all cells in one row of the storage array. A high CAS is maintained while RAS is active to keep (Wi/)IOi in high impedance. This method is preferred for refreshing, especially when the host system consists of multiple rows of random access devices. The data outputs may be OR-tied with no bus contention when RAS-only refresh cycles are executed.

CAS Before RAS Refresh Cycle. This cycle executes internal refreshing using the on-chip circuitry. Whenever CAS is low as RAS falls, the row addresses specified by the internal counter are automatically refreshed and the circuit operation based on CAS is maintained in a reset state. When internal refreshing is complete, the address counter automatically increments in preparation for the next CAS before RAS cycle.

Hidden Refresh Cycle. This cycle is executed after a read cycle, without disturbing the read data output. Once valid, the data output is controlled by CAS and OE. After the read cycle, CAS is held low while RAS goes high for precharge. A RAS-only cycle is then executed (except that CAS is held at a low level instead of a high level) and the data output remains valid. Since hidden refreshing is the same as CAS before RAS refreshing, the data output remains valid during either operation.

Fast-Page Cycle. This feature allows faster data access by keeping the same row address while successive column addresses are strobed onto the chip. Maintaining RAS low while successive CAS cycles are executed causes data to be transferred at a faster rate because row addresses are maintained internally and do not have to be reapplied. In fast-page operation, read, write and read-write/read-modify-write cycles may be executed. Additionally, the write-per-bit control specified in the entry write cycle is maintained throughout the next fast-page write cycle.

During a fast-page read cycle, (Wi/)IOi remains in high impedance until valid data appears at the output pin at access time. Device access time in this cycle will be one of the following calculated intervals:

Fast-Page Access Time

Calculated Interval	Conditions
t _{ACP}	t _{ASC} ≥ t _{CP} and t _{CP} ≤ t _{CP} (max)
t _{AA}	$t_{ASC} \le t_{ASC}$ (max) and $t_{CP} \ge t_{CP}$ (max)
	t _{ASC} ≤ t _{CP} and t _{CP} ≤ t _{CP} (max)
tcac	$t_{ASC} \ge t_{ASC}$ (max) and $t_{CP} \le t_{CP}$ (max)



Data Transfer Cycle. A data transfer is executed by bringing $\overline{DT}(/\overline{OE})$ low as \overline{RAS} falls. $\overline{DT}(/\overline{OE})$ must be low for a specified time, measured from \overline{RAS} and \overline{CAS} . The specified 1 of the possible 512 rows involved in the data transfer, as well as the starting location of the following serial read cycle, are defined by address inputs. The low-to-high transition of \overline{DT} causes column address buffer outputs to be transferred to the serial address counters, and storage cell data amplified on digit lines to be transferred to the data register. \overline{RAS} and \overline{CAS} must be low during these operations to keep the data in the random access port.

Serial Read Port

After the data transfer cycle, the serial read port is only used to serially read the contents of the data register starting from a specified location. The only condition

under which the serial read port must synchronize with the random access port is when the positive transition of DT(/OE) must occur within a specified period in an SC cycle. Otherwise, the serial read port can operate asynchronously. Output data appears at SO_i after an access time of t_{SCA}, measured from SC high, only when SOE is maintained low. The SC cycle which includes the positive transition of DT(/OE) shows old data in the data register; subsequent SC cycles show new data transferred to the data register serially and in a looped manner. The serial output is maintained until the next SC signal is activated. SOE controls the impedance of the serial output to allow multiplexing of more than one bank of µPD42273 graphics buffers into the same external circuitry. When SOE is at a low logic level, SOi is enabled and the proper data is read. When SOE is high, SO_i is disabled and in a state of high impedance.

Power Supply Current

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$

Port Operat	ion		μPD42273-10	μPD42273-12		
Random Access	Serial Read	Parameter	(max)	(max)	Unit	Test Conditions
Read/write cycle	Standby	I _{CC1}	95	85	85 mA	\overline{RAS} , \overline{CAS} cycling; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IH}$; $SC = V_{IH}$ or V_{IL}
Standby	Standby	lcc2	4	4	mA	CAS = RAS = V _{IH} ; SOE = V _{IH} ; SC = V _{IH} or V _{IL}
RAS-only refresh cycle	Standby	l _{CC3}	95	85	mA	
Fast-page cycle	Standby	lcc4	90	80	mA	$\overline{RAS} = V_{IL}$; \overline{CAS} cycling; $t_{PC} = t_{PC}$ min; $\overline{SOE} = V_{IH}$; $SC = V_{IH}$ or V_{IL} (Note 3)
CAS before RAS refresh cycle	Standby	lc c5	95	85	mA	CAS low as RAS falls; t _{RC} = t _{RC} min; SOE = V _{IH} ; SC = V _{IH} or V _{IL}
Data transfer cycle	Standby	¹ CC6	135	120	mA	DT low as RAS falls; t _{RC} = t _{RC} min; SOE = V _{IH} ; SC = V _{IH} or V _{IL}
Read/write cycle	Active	loc7	120	105	mA	\overline{RAS} and \overline{CAS} cycling; $t_{RC} = t_{RC}$ min $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min
Standby	Active	l _{CC8}	30	25	mA	CAS = RAS = V _{IH} ; SOE = V _{IL} ; SC cycling; t _{SCC} = t _{SCC} min
RAS-only refresh cycle	Active	lc c9	120	105	mA	\overline{RAS} cycling; $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min
Fast-page cycle	Active	I _{CC10}	115	100	mA	$\overline{\text{RAS}} = \text{V}_{\text{IL}}$; $\overline{\text{CAS}}$ cycling; $\text{t}_{\text{PC}} = \text{t}_{\text{PC}}$ min; $\overline{\text{SOE}} = \text{V}_{\text{IL}}$; SC cycling; $\text{t}_{\text{SCC}} = \text{t}_{\text{SCC}}$ min (Note 3)
CAS before RAS refresh cycle	Active	l _{CC11}	120	105	mA	$\overline{\text{CAS}}$ low as $\overline{\text{RAS}}$ falls; $t_{\text{RC}} = t_{\text{RC}}$ min; $\overline{\text{SOE}} = V_{\text{IL}}$; SC cycling; $t_{\text{SCC}} = t_{\text{SCC}}$ min
Data transfer cycle	Active	lcc12	160	140	mA	\overline{DT} low as \overline{RAS} falls; $t_{RC} = t_{RC}$ min; $\overline{SOE} = V_{IL}$; SC cycling; $t_{SCC} = t_{SCC}$ min

Notes

- No load on IO_i or SO_i. Except for I_{CC2}, I_{CC3}, I_{CC6}, and I_{CC14}, real values depend on output loading in addition to cycle rates.
- (2) CAS is not clocked, but is kept at a stable high level. Column addresses are also assumed to be at a stable high or low level.
- (3) A change in column addresses must not occur more than once in a fast-page cycle.



DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%; \text{ GND} = 0 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	- Մլե	-10		10	μΑ	V _{IN} = 0 to 5.5 V; all other pins not under test = 0 V
Output leakage current	loL	-10		10	μΑ	D_{OUT} (IO _i , SO _i) disabled; $V_{OUT} = 0$ to 5.5 V
Random access port output voltage, high	V _{OH(R)}	2.4				$I_{OH(R)} = -2 \text{ mA}$
Random access port output voltage, low	V _{OL(R)}			0.4	٧	$I_{OL(R)} = 4.2 \text{ mA}$
Serial read port output voltage, high	V _{OH(S)}	2.4	····		V	l _{OH(S)} = -1 mA
Serial read port output voltage, low	V _{OL(S)}			0.4	٧	I _{OL(S)} = 2.1 mA

AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%; \text{ GND} = 0 \text{ V}$

		μPD42273-10		μPD42273-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Switching Characteristics							
Access time from RAS	tRAC		100		120	ns	(Notes 3, 4 and 12)
Access time from falling edge of CAS	tCAC		25		30	ns	(Notes 3, 4, 13, 14 and 15
Access time from column address	t _{AA}		55		65	ns	(Notes 3, 4, 14 and 15)
Access time from rising edge of CAS	tACP		55		65	ns	(Notes 3 and 4)
Access time from OE	toEA		25		30	ns	(Notes 3 and 4)
Serial output access time from SC	tsca		30		40	ns	(Notes 3 and 18)
Serial output access time from SOE	tsoa		25		30	ns	(Note 3)
Output disable time from CAS high	toff	0	25	0	30	ns	(Note 5)
Output disable time from OE high	toEZ	0	25	0	30	ns	(Note 5)
Serial output disable time from SOE high	tsoz	0	15	0	20	ns	(Note 5)
SOE low to serial output setup delay	tsoo	5		5		ns	
Serial output hold time after SC high	tsон	5		5		ns	
Timing Requirements							
Random read or write cycle time	t _{RC}	190		220		ns	(Note 11)
Read-write/read-modify-write cycle time	t _{RWC}	255		295		ns	(Note 11)
Fast-page cycle time	tPC	60		70		ns	(Note 11)
Fast-page read-write/read-modify-write cycle time	^t PRWC	125		145		ns	(Note 11)
Rise and fall transition time	t _T	3	50	3	50	ns	(Notes 3, 10 and 18)
RAS precharge time	t _{RP}	80		90		ns	(Note 18)
RAS pulse width	tRAS	100	10,000	120	10,000	ns	
Fast-page RAS pulse width	tRASP	100	100,000	120	100,000	ns	
RAS hold time	^t RSH	25		30		ns	
CAS precharge time (nonpage cycle)	tCPN	10		15		ns	
Fast-page CAS precharge time	t _{CP}	10	25	15	30	ns	
CAS pulse width	tcas	25	10,000	30	10,000	ns	
CAS hold time	tcsH	100		120		ns	
RAS to CAS delay	tRCD	25	75	25	90	ns	(Note 4)
CAS high to RAS low precharge time	tCRP	10		10		ns	(Note 16)



AC Characteristics (cont)

		μPD42273-10		μPD42273-12			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Timing Requirements (cont)							
Row address setup time	tasr	0		0		ns	
Row address hold time	t _{RAH}	12		15		ns	
Column address setup time	tasc	0	25	0	30	ns	(Note 15)
Column address hold time	tCAH	15		20		ns	
RAS to column address delay time	tRAD	17	45	20	55	ns	(Notes 9 and 14)
Column address to RAS lead time	t _{RAL}	55		65		пѕ	
Read command setup time	tRCS	0		0		ns	
Read command hold time after RAS high	t _{RRH}	10		10		ns	(Note 6)
Read command hold time after CAS high	tRCH	0		0		ns	(Note 6)
Write command setup time	twcs	0		0		ns	(Note 7)
Write command hold time	twch	20		30		ns	_
Write command pulse width	t _{WP}	20		25		ns	(Note 17)
Write command to RAS lead time	t _{RWL}	30		35		ns	
Write command to CAS lead time	tcwL	30		35		ns	
Data-in setup time	tos	0		0		ns	(Note 8)
Data-in hold time	t _{DH}	20		25		ns	(Note 8)
Column address to WE delay	tAWD	85		100		ns	(Note 7)
CAS to WE delay	tcwD	55		65		ns	(Note 7)
RAS to WE delay	t _{RWD}	130		155		ns	(Note 7)
OE high to data-in setup delay	toED	30		35		ns	
OE high hold time after WE low	toeh	25		30		ns	
CAS before RAS refresh setup time	tcsn	0		0		ns	
CAS before RAS refresh hold time	tCHR	15		20	-	ns	
RAS high to CAS low precharge time	tRPC	0		0		ns	
Refresh interval	t _{REF}		8		8	ms	Addresses A ₀ through A ₈
DT low setup time	t _{DLS}	0		0		ns	
DT low hold time after RAS low	t _{RDH}	80		90	* *	ns	(Note 18)
DT low hold time after CAS low	tcDH	30		35		ns	
SC high to DT high delay	tson	10		15		ns	
SC low hold time after DT high	t _{SDH}	10		15		ns	
Serial clock cycle time	tscc	30		40		ns	(Note 11)
SC pulse width	tscH	10		15		ns	
SC precharge time	tscL	10		15		ns	
DT high setup time	t _{DHS}	0	-	0		ns	
DT high hold time	t _{DHH}	15		20		ns	
DT high to RAS high delay	t _{DTR}	10		10		ns	
DT high to CAS high delay	t _{DTC}	5		5		ns	-



AC Characteristics (cont)

Parameter		μPD4	2273-10	μPD4	2273-12		Test Conditions
	Symbol	Min	Max	Min	Max	Unit	
Timing Requirements (cont)							
OE to RAS inactive setup time	toES	10		10		ns	
Write-per-bit setup time	t _{WBS}	0		0		ns	
Write-per-bit hold time	t _{WBH}	15		20		ns	
Write bit selection setup time	tws	0		0		ns	
Write bit selection hold time	twH	15		20		ns	
SOE pulse width	tsoE	10		15		ns	
SOE precharge time	t _{SOP}	10		15		ns	
DT high hold time after RAS high	t _{DT H}	15		20		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial <u>pause</u> of 100 µs is required after power-up, followed by any eight <u>RAS</u> cycles and four data transfer (DT) cycles, before proper device operation is achieved.
- (3) See input/output timing waveforms for timing reference voltages. See figures 3 and 4 for output loads.
- (4) Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. The t_{RCD} (max) limit is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC}, t_{OEA}, or t_{AA}.
- (5) An output disable time defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
- (6) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (7) t_{WCS}, t_{AWD}, t_{CWD}, and t_{RWD} are restrictive operating parameters in read-write and read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t_{AWD} ≥ t_{AWD} (min), t_{CWD} ≥ t_{CWD} (min), and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data out (at access time and until CAS returns to V_{IH}) is indeterminate.
- (8) These parameters are referenced to the falling edge of CAS in early write cycles and to the falling edge of (WB/)WE in delayed write or read-modify-write cycles.
- (9) Assumes that t_{RAD} (min) = t_{RAH} (min) + typical t_T of 5 ns.
- (10) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Additionally, transition times are measured between V_{IH} and V_{IL}.

- (11) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = 0 to +70°C) is assured.
- (12) Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value in this table, t_{RAC} increases by the amount that t_{RCD} or t_{RAD} exceeds the value shown.
- (13) Assumes that t_{RCD}≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
- (14) If t_{RAD} ≥ t_{RAD} (max), then the access time is defined by t_{AA}.
- (15) For fast-page read operation, the definition of access time is as follows

CAS and Column Address Input Conditions	Access Time Definition
t _{CP} ≤ t _{CP} (max), t _{ASC} ≥ t _{CP}	tACP
t _{CP} ≤ t _{CP} (max), t _{ASC} ≤ t _{CP}	† _{AA}
t _{CP} ≥ t _{CP} (max), t _{ASC} ≤ t _{ASC} (max)	t _{AA}
t _{CP} ≥ t _{CP} (max), t _{ASC} ≥ t _{ASC} (max)	tcac

- (16) The t_{CRP} requirement is applicable for RAS/CAS cycles preceded by any cycle.
- (17) Parameter twp is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write operation, both twcs and twcH must be met.
- (18) Improvement in parameters t_{RDH}, t_{RP} and t_{SCA} are planned for process versions "x" and "m". Please contact your NEC sales office for details.
- (19) Ac measurements assume t_T = 5 ns.



Figure 1. Input Timing




Figure 2. Output Timing




Figure 3. Output Load in Random Access Port






Figure 4. Output Load in Serial Read Port






Timing Waveforms

Read Cycle






Early Write Cycle






Late Write Cycle






Read-Write/Read-Modify-Write Cycle






RAS-Only Refresh Cycle






CAS Before RAS Refresh Cycle






Hidden Refresh Cycle






Fast-Page Read Cycle






Fast-Page Write Cycle






Fast-Page Read-Modify-Write Cycle






Data Transfer Cycle with Serial Port Active





Data Transfer Cycle with Serial Port in Standby





Serial Read Cycle

