

μ PD4264405, 42S65405, 4265405**64 M-BIT DYNAMIC RAM
16 M-WORD BY 4-BIT, EDO****Description**

The μ PD4264405, 42S65405, 4265405 are 16,777,216 words by 4 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S65405 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 32-pin plastic TSOP (II) and 32-pin plastic SOJ.

Features

- EDO (Hyper page mode)
- 16,777,216 words by 4 bits organization
- Single +3.3 V $\pm$ 0.3 V power supply
- Fast access and cycle time

★

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	EDO (Hyper page mode) cycle time (MIN.)
μ PD4264405-A50	360 mW	50 ns	84 ns	20 ns
μ PD42S65405-A50, 4265405-A50	468 mW			
μ PD4264405-A60	324 mW	60 ns	104 ns	25 ns
μ PD42S65405-A60, 4265405-A60	396 mW			

★

- The μ PD42S65405 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S65405	4,096 cycles/128 ms	$\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	0.72 mW (CMOS level input)
μ PD4264405	8,192 cycles/64 ms	$\overline{\text{RAS}}$ only refresh, Normal read/write	1.8 mW (CMOS level input)
	4,096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	
μ PD4265405	4,096 cycles/64 ms	$\overline{\text{RAS}}$ only refresh, Normal read/write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh	

The information in this document is subject to change without notice.


★ Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S65405G5-A50-7JD	50 ns	32-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh
μPD42S65405G5-A60-7JD	60 ns		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD42S65405LE-A50	50 ns	32-pin plastic SOJ (400 mil)	$\overline{\text{RAS}}$ only refresh
μPD42S65405LE-A60	60 ns		Hidden refresh
μPD4264405G5-A50-7JD	50 ns	32-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD4264405G5-A60-7JD	60 ns		$\overline{\text{RAS}}$ only refresh
μPD4265405G5-A50-7JD	50 ns		Hidden refresh
μPD4265405G5-A60-7JD	60 ns		
μPD4264405LE-A50	50 ns	32-pin plastic SOJ (400 mil)	
μPD4264405LE-A60	60 ns		
μPD4265405LE-A50	50 ns		
μPD4265405LE-A60	60 ns		

★ Pin Configurations (Marking Side)


32-pin Plastic TSOP (II) (400 mil)

μPD4264405G5-7JD
μPD42S65405G5-7JD
μPD4265405G5-7JD



32-pin Plastic SOJ (400 mil)


μPD4264405LE
μPD42S65405LE
μPD4265405LE



Note A12 ... μPD4264405
NC ... μPD42S65405, 4265405

A0 to A12 : Address Inputs
I/O1 to I/O4 : Data Inputs/Outputs
RAS : Row Address Strobe
CAS : Column Address Strobe
WE : Write Enable
OE : Output Enable
Vcc : Power Supply
GND : Ground
NC : No Connection

Block Diagram



★ Notes 1.

Part number	Row address	Column address
μPD4264405	A0 - A12	A0 - A10
μPD42S65405, 4265405	A0 - A11	A0 - A11

2. $4,096 \times 4,096 \times 4$

Input/Output Pin Functions

The μ PD4264405, 42S65405, 4265405 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note} and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A _x ^{Note} (Address inputs)	Input	Address bus. Input total 24-bit of address signal, upper bits and lower bits ^{Note} in sequence (address multiplex method). Therefore, one word is selected from 16,777,216-word by 4-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.



Note

Part number	Address inputs	Upper bits	Lower bits
μ PD4264405	A0 - A12	13	11
μ PD42S65405, 4265405	A0 - A11	12	12

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.

2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

Hyper Page Mode (EDO) Read Cycle



Cautions when using the hyper page mode (EDO)

1. $\overline{\text{CAS}}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of read cycle)

$\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active

t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.

t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.

The slower of t_{OFC} and t_{OFR} becomes effective.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)

$\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{OEZ} is effective.

Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)

$\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.

The faster of t_{OEZ} and t_{WEZ} becomes effective.

The faster of (1) and (2) becomes effective.
3. In read cycle, the effective specification depends on the state of $\overline{\text{CAS}}$ signal when controlling data output with the $\overline{\text{OE}}$ signal.
 - (1) $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 - (2) $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{RAS}$, $\overline{CAS}$ inactive) and then, execute eight $\overline{CAS}$ before $\overline{RAS}$ or $\overline{RAS}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		−0.5 to +4.6	V
Supply voltage	V_{CC}		−0.5 to +4.6	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{stg}		−55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		−0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

★ DC Characteristics (Recommended operating conditions unless otherwise noted)

[μ PD4264405]

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	I_{CC1}	$\overline{RAS}$, $\overline{CAS}$ cycling $t_{RC} = t_{RC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	100	mA	1, 2, 3
			$t_{RAC} = 60$ ns	90		
Standby current	I_{CC2}	$\overline{RAS}$, $\overline{CAS} \geq V_{IH(MIN.)}$, $I_O = 0$ mA		1.0	mA	
		$\overline{RAS}$, $\overline{CAS} \geq V_{CC} - 0.2$ V, $I_O = 0$ mA		0.5		
$\overline{RAS}$ only refresh current	I_{CC3}	$\overline{RAS}$ cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	100	mA	1, 2, 3, 4
			$t_{RAC} = 60$ ns	90		
Operating current (Hyper page mode (EDO))	I_{CC4}	$\overline{RAS} \leq V_{IL(MAX.)}$, $\overline{CAS}$ cycling $t_{HPC} = t_{HPC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	100	mA	1, 2, 5
			$t_{RAC} = 60$ ns	90		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I_{CC5}	$\overline{RAS}$ cycling $t_{RC} = t_{RC(MIN.)}$, $I_O = 0$ mA	$t_{RAC} = 50$ ns	130	mA	1, 2
			$t_{RAC} = 60$ ns	110		
Input leakage current	$I_{I(L)}$	$V_I = 0$ to 3.6 V All other pins not under test = 0 V	-5	+5	μ A	
Output leakage current	$I_{O(L)}$	$V_O = 0$ to 3.6 V Output is disabled (Hi-Z)	-5	+5	μ A	
High level output voltage	V_{OH}	$I_O = -2.0$ mA	2.4		V	
Low level output voltage	V_{OL}	$I_O = +2.0$ mA		0.4	V	


[μ PD42S65405, 4265405]

Parameter		Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		130	mA	1, 2, 3
				$t_{\text{RAC}} = 60 \text{ ns}$		110		
Standby current	$\mu\text{PD42S65405}$	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$			1.0	mA	
			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$			0.2		
	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$			1.0				
	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$			0.5				
$\overline{\text{RAS}}$ only refresh current		I _{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$ $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		130	mA	1, 2, 3, 4
				$t_{\text{RAC}} = 60 \text{ ns}$		110		
Operating current (Hyper page mode (EDO))		I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}, \overline{\text{CAS}}$ cycling $t_{\text{HPC}} = t_{\text{HPC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		100	mA	1, 2, 5
				$t_{\text{RAC}} = 60 \text{ ns}$		90		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I _{CC5}	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$		130	mA	1, 2
				$t_{\text{RAC}} = 60 \text{ ns}$		110		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (4,096 cycles/128 ms, only for the $\mu\text{PD42S65405}$)		I _{CC6}	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 31.3 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH (MAX.)}}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{\text{WE}}, \overline{\text{OE}}: V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 300 \text{ ns}$		500	μA	1, 2
				$t_{\text{RAS}} \leq 1 \mu\text{s}$		600	μA	1, 2
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh current (only for the $\mu\text{PD42S65405}$)		I _{CC7}	$\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH (MAX.)}}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$			400	μA	2
Input leakage current		I _{I (L)}	$V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V		-5	+5	μA	
Output leakage current		I _{O (L)}	$V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)		-5	+5	μA	
High level output voltage		V _{OH}	$I_o = -2.0 \text{ mA}$		2.4		V	
Low level output voltage		V _{OL}	$I_o = +2.0 \text{ mA}$			0.4	V	


- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}$ and $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)**AC Characteristics Test Conditions**


(1) Input timing specification



(2) Output timing specification



(3) Output load condition

**Common to Read, Write, Read Modify Write Cycle**

Parameter		Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Notes
			MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time		t _{RC}	84	—	104	—	ns	
$\overline{\text{RAS}}$ precharge time		t _{RP}	30	—	40	—	ns	
$\overline{\text{CAS}}$ precharge time		t _{CPN}	7	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width		t _{RAS}	50	10,000	60	10,000	ns	1
$\overline{\text{CAS}}$ pulse width		t _{CAS}	8	10,000	10	10,000	ns	
$\overline{\text{RAS}}$ hold time		t _{RSH}	13	—	15	—	ns	
$\overline{\text{CAS}}$ hold time		t _{CSH}	38	—	40	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time		t _{RCD}	11	37	14	45	ns	2
$\overline{\text{RAS}}$ to column address delay time		t _{RAD}	9	25	12	30	ns	2
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time		t _{CRP}	5	—	5	—	ns	3
Row address setup time		t _{ASR}	0	—	0	—	ns	
Row address hold time		t _{RAH}	7	—	10	—	ns	
Column address setup time		t _{ASC}	0	—	0	—	ns	
Column address hold time		t _{CAH}	7	—	10	—	ns	
$\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$		t _{OES}	0	—	0	—	ns	
$\overline{\text{CAS}}$ to data setup time		t _{CLZ}	0	—	0	—	ns	
$\overline{\text{OE}}$ to data setup time		t _{OLZ}	0	—	0	—	ns	
$\overline{\text{OE}}$ to data delay time		t _{OED}	10	—	13	—	ns	
Transition time (rise and fall)		t _T	1	50	1	50	ns	
Refresh time	μPD42S65405	t _{REF}	—	128	—	128	ms	4
	μPD4264405, 4265405		—	64	—	64	ms	

- Notes** 1. In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX})$ is 100 μs .
 If 10 μs < t_{RAS} < 100 μs , $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

3. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
4. This specification is applied only to the $\mu\text{PD}42\text{S}65405$.

Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 50 \text{ ns}$		$t_{\text{RAC}} = 60 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{RAC}	–	50	–	60	ns	1
Access time from $\overline{\text{CAS}}$	t_{CAC}	–	13	–	15	ns	1
Access time from column address	t_{AA}	–	25	–	30	ns	1
Access time from $\overline{\text{OE}}$	t_{OEA}	–	13	–	15	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t_{RAL}	25	–	30	–	ns	
Read command setup time	t_{RCS}	0	–	0	–	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	–	0	–	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	–	0	–	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t_{OEZ}	0	10	0	13	ns	3
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t_{CHO}	5	–	5	–	ns	4

- Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
3. $t_{\text{OEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .
4. $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active $\cdots t_{\text{CHO}}$ is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active $\cdots t_{\text{OCH}}$ is effective.

Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ hold time referenced to $\overline{CAS}$	t _{WCH}	7	—	10	—	ns	1
$\overline{WE}$ pulse width	t _{WP}	7	—	10	—	ns	1
$\overline{WE}$ lead time referenced to $\overline{RAS}$	t _{RWL}	13	—	15	—	ns	
$\overline{WE}$ lead time referenced to $\overline{CAS}$	t _{CWL}	7	—	10	—	ns	
$\overline{WE}$ setup time	t _{WCS}	0	—	0	—	ns	2
$\overline{OE}$ hold time	t _{OEh}	0	—	0	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	ns	3
Data-in hold time	t _{DH}	7	—	10	—	ns	3

- Notes**
1. t_{WP} (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t_{WCH} (MIN.) should be met.
 2. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{DS} (MIN.) and t_{DH} (MIN.) are referenced to the $\overline{CAS}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{WE}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 50 ns		t _{RAC} = 60 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t _{RWC}	107	—	133	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t _{RWD}	64	—	77	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ delay time	t _{CWD}	27	—	32	—	ns	1
Column address to $\overline{WE}$ delay time	t _{AWD}	39	—	47	—	ns	1

- Note**
1. If t_{WCS} ≥ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN.), t_{CWD} ≥ t_{CWD} (MIN.), t_{AWD} ≥ t_{AWD} (MIN.) and t_{CPWD} ≥ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	$t_{RAC} = 50 \text{ ns}$		$t_{RAC} = 60 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t_{HPC}	20	—	25	—	ns	1
$\overline{RAS}$ pulse width	t_{RASP}	50	125,000	60	125,000	ns	
$\overline{CAS}$ pulse width	t_{HCAS}	8	10,000	10	10,000	ns	
$\overline{CAS}$ precharge time	t_{CP}	7	—	10	—	ns	
Access time from $\overline{CAS}$ precharge	t_{ACP}	—	30	—	35	ns	
$\overline{CAS}$ precharge to $\overline{WE}$ delay time	t_{CPWD}	41	—	52	—	ns	2
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t_{RHCP}	30	—	35	—	ns	
Read modify write cycle time	t_{HPRWC}	52	—	66	—	ns	
Data output hold time	t_{DHC}	5	—	5	—	ns	
$\overline{OE}$ to $\overline{CAS}$ hold time	t_{OCH}	5	—	5	—	ns	3
$\overline{OE}$ precharge time	t_{OEP}	5	—	5	—	ns	
Output buffer turn-off delay from $\overline{WE}$	t_{WEZ}	0	10	0	13	ns	4,5
$\overline{WE}$ pulse width	t_{WPZ}	7	—	10	—	ns	5
Output buffer turn-off delay from $\overline{RAS}$	t_{OFR}	0	10	0	13	ns	4,5
Output buffer turn-off delay from $\overline{CAS}$	t_{OFC}	0	10	0	13	ns	4,5

Notes 1. t_{HPC} (MIN.) is applied to $\overline{CAS}$ access.

2. If $t_{WCS} \geq t_{WCS}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN.})$, $t_{CWD} \geq t_{CWD}(\text{MIN.})$, $t_{AWD} \geq t_{AWD}(\text{MIN.})$ and $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

3. $\overline{WE}$: inactive (in read cycle)

$\overline{CAS}$: inactive, $\overline{OE}$: active t_{CHO} is effective.

$\overline{CAS}$, $\overline{OE}$: active t_{OCH} is effective.

4. $t_{OFC}(\text{MAX.})$, $t_{OFR}(\text{MAX.})$ and $t_{WEZ}(\text{MAX.})$ define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL} .

5. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$ as follows. The effective specification depends on state of each signal.

- (1) Both $\overline{RAS}$ and $\overline{CAS}$ are inactive (at the end of the read cycle)

$\overline{WE}$: inactive, $\overline{OE}$: active

t_{OFC} is effective when $\overline{RAS}$ is inactivated before $\overline{CAS}$ is inactivated.

t_{OFR} is effective when $\overline{CAS}$ is inactivated before $\overline{RAS}$ is inactivated.

The slower of t_{OFC} and t_{OFR} becomes effective.

- (2) Both $\overline{RAS}$ and $\overline{CAS}$ are active or either $\overline{RAS}$ or $\overline{CAS}$ is active (in read cycle)

$\overline{WE}$, $\overline{OE}$: inactive t_{OEZ} is effective.

Both $\overline{RAS}$ and $\overline{CAS}$ are inactive or $\overline{RAS}$ is active and $\overline{CAS}$ is inactive (at the end of read cycle)

$\overline{WE}$, $\overline{OE}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.

The faster of t_{OEZ} and t_{WEZ} becomes effective.


The faster of (1) and (2) becomes effective.

Refresh Cycle


Parameter	Symbol	$t_{RAC} = 50 \text{ ns}$		$t_{RAC} = 60 \text{ ns}$		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t_{CSR}	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t_{CHR}	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t_{RPC}	5	—	5	—	ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t_{RASS}	100	—	100	—	μs	1
$\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t_{RPS}	90	—	110	—	ns	1
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t_{CHS}	−50	—	−50	—	ns	1
$\overline{\text{WE}}$ setup time	t_{WSR}	10	—	10	—	ns	
$\overline{\text{WE}}$ hold time	t_{WHR}	15	—	15	—	ns	

Note 1. This specification is applied only to the μ PD42S65405.

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Late Write Cycle



Read Modify Write Cycle




The diagram illustrates the timing relationships for a 16M1600 DRAM. The signals shown are:

- RAS**: Row Address Strobe, active low. Timing parameters include t_{RAS} (pulse width), t_{RHCP} (hold time after pulse), and t_{RP} (period between pulses).
- CAS**: Column Address Strobe, active low. Timing parameters include t_{CRP} (pulse width), t_{RCD} (time from RAS to CAS), t_{CAS} (pulse width), t_{HPC} (hold time after pulse), t_{RSH} (time from RAS to CAS), and t_{CPN} (time from CAS to next RAS).
- Address**: Row and Column addresses. Timing parameters include t_{ASR} (setup time before RAS), t_{RAH} (hold time after RAS), t_{ASC} (setup time before CAS), t_{CAH} (hold time after CAS), t_{RAD} (time from RAS to data), t_{ASC} (time from CAS to data), t_{AL} (time from RAS to data), t_{OFR} (time from RAS to data), and t_{OFC} (time from CAS to data).
- WE**: Write Enable, active low. Timing parameters include t_{RCS} (time from RAS to WE), t_{RCH} (time from RAS to WE), t_{RRH} (time from RAS to WE), t_{WPZ} (time from WE to data), t_{CHO} (time from WE to data), and t_{WEZ} (time from WE to data).
- OE**: Output Enable, active low. Timing parameters include t_{OEA} (time from OE to data), t_{AA} (time from OE to data), t_{CAC} (time from OE to data), t_{DHC} (time from OE to data), and t_{OEZ} (time from OE to data).
- I/O**: Data bus. Timing parameters include t_{TOCH} (time from OE to data), t_{TOEA} (time from OE to data), t_{AA} (time from OE to data), t_{CAC} (time from OE to data), t_{DHC} (time from OE to data), and t_{OEZ} (time from OE to data).

The diagram also shows the data bus state during read and write operations, with "Hi-Z" indicating high-impedance state and "Data out" indicating data being output.

20

Hyper Page Mode (EDO) Read Cycle (WE Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]

22

Hyper Page Mode (EDO) Early Write Cycle




- Remarks**
1. $\overline{\text{OE}}$: Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The diagram illustrates the timing relationships for a 256K16 DRAM. The signals and their timing parameters are as follows:

- RAS:** $\overline{\text{RAS}}$ signal. Timing parameters: t_{ASRP} (RAS access time), t_{RHCP} (RAS hold time), t_{RP} (RAS period).
- CAS:** $\overline{\text{CAS}}$ signal. Timing parameters: t_{CRP} (CAS setup time), t_{RCD} (RAS to CAS delay), t_{HCAS} (CAS hold time), t_{CP} (CAS period), t_{CPN} (CAS precharge time).
- Address:** Signal for Row and Column addresses. Timing parameters: t_{ASR} (Address setup time), t_{RAH} (Address hold time), t_{ASC} (Address setup time), t_{CAH} (Address hold time), t_{RAD} (Row address delay), t_{RAL} (Row address latency), t_{CWL} (Column word line delay), t_{RWL} (Row word line latency).
- WE:** $\overline{\text{WE}}$ signal. Timing parameters: t_{RCS} (Row to WE delay), t_{WP} (WE pulse width), t_{OEH} (Output enable hold time).
- OE:** $\overline{\text{OE}}$ signal. Timing parameters: t_{OEH} (Output enable hold time).
- I/O:** Signal for data input/output. Timing parameters: t_{OED} (Output enable delay), t_{DS} (Data setup time), t_{DH} (Data hold time).


Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

 **$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh Cycle (Only for the μ PD42S65405)**

Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

Cautions on Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh can be used independently when used in combination with distributed $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh; However, when used in combination with burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh or with long $\overline{\text{RAS}}$ only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Burst $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Long Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and burst $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh are used in combination, please perform $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh 4,096 times within a 64 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

(2) Normal Combined Use of $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Self Refresh and Long $\overline{\text{RAS}}$ Only Refresh

When $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh and $\overline{\text{RAS}}$ only refresh are used in combination, please perform $\overline{\text{RAS}}$ only refresh 4,096 times within a 64 ms interval just before and after setting $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.


(3) If $t_{RASS}(\text{MIN.})$ is not satisfied at the beginning of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh cycles ($t_{RAS} < 100 \mu\text{s}$), $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles will be executed one time.

If $10 \mu\text{s} < t_{RAS} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.

And refresh cycles (4,096/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



Remark Address, $\overline{\text{OE}}$: Don't care I/O: Hi-Z


$\overline{\text{RAS}}$ Only Refresh Cycle



Remark $\overline{\text{WE}}$, $\overline{\text{OE}}$: Don't care I/O: Hi-Z

[illegible]


Hidden Refresh Cycle (Write)



Remark $\overline{\text{OE}}$: Don't care

Package Drawings

32PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.42^{+0.08}_{-0.07}$	0.017 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.21	0.009
N	0.10	0.004
P	$3^{\circ} + 7^{\circ}_{-3^{\circ}}$	$3^{\circ} + 7^{\circ}_{-3^{\circ}}$

S32G5-50-7JD2

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06±0.2	0.829±0.008
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.005±0.1	0.040 ^{+0.004} _{-0.005}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

★ **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the μ PD4264405, 42S65405, 4265405.

Types of Surface Mount Device

μ PD4264405G5-7JD, 42S65405G5-7JD, 4265405G5-7JD: 32-pin plastic TSOP (II) (400 mil)

μ PD4264405LE, 42S65405LE, 4265405LE: 32-pin plastic SOJ (400 mil)