

MOS INTEGRATED CIRCUIT

μ PD42S18165L, 4218165L

3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, HYPER PAGE MODE (EDO), BYTE READ/WRITE MODE

Description

The μ PD42S18165L, 4218165L are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional hyper page mode (EDO).

Hyper page mode (EDO) is a kind of the page mode and is useful for the read operation.

Besides, the μ PD42S18165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

The μ PD42S18165L, 4218165L are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- Hyper page mode (EDO)
- 1,048,576 words by 16 bits organization
- Single +3.3 V ± 0.3 V power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)
μ PD42S18165L-A60, 4218165L-A60	540 mW	60 ns	104 ns	25 ns
μ PD42S18165L-A70, 4218165L-A70	504 mW	70 ns	124 ns	30 ns

- The μ PD42S18165L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S18165L	1,024 cycles / 128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.54 mW (CMOS level input)
μ PD4218165L	1,024 cycles / 16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD42S18165LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil)	CAS before RAS self refresh
μPD42S18165LG5-A70	70 ns		CAS before RAS refresh
μPD42S18165LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	RAS only refresh
μPD42S18165LLE-A70	70 ns		Hidden refresh
μPD4218165LG5-A60	60 ns	50-pin plastic TSOP (II) (400 mil)	CAS before RAS refresh
μPD4218165LG5-A70	70 ns		RAS only refresh
μPD4218165LLE-A60	60 ns	42-pin plastic SOJ (400 mil)	Hidden refresh
μPD4218165LLE-A70	70 ns		

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)



42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

The block diagram illustrates the system architecture for the 64K16 DRAM. It features a central **Memory Cell Array** (1,024 × 1,024 × 16) connected to a **Row Decoder** and a **Column Decoder**. The **Row Decoder** outputs 1,024 row addresses to the array. The **Column Decoder** outputs 1,024 column addresses to the array. The array's output is connected to a **Sense Amplifier** (1,024 × 16), which then connects to a **Data Input Buffer** and a **Data Output Buffer**. The **Data Input Buffer** is connected to the **I/O9 to I/O16 (Upper Byte)** and the **Data Output Buffer** is connected to the **I/O1 to I/O8 (Lower Byte)**. The **Row Address Buffer** and **Column Address Buffer** receive address inputs (A0 to A9 and Y0 to Y9) and output row and column addresses to the decoders. The **CAS before RAS Counter** and **Clock Generator** are connected to the **Row Address Buffer** and **Column Address Buffer**. The **Clock Generator** also provides clock signals to the **Lower Byte Control** and **Upper Byte Control** blocks. The **Lower Byte Control** and **Upper Byte Control** blocks are connected to the **Data Input Buffer** and **Data Output Buffer**. The **OE** (Output Enable) signal is connected to the **Data Output Buffer**. The **Input/Output** signals are labeled as **I/O1 to I/O8 (Lower Byte)** and **I/O9 to I/O16 (Upper Byte)**.

Input/Output Pin Functions

The μPD42S18165L, 4218165L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ^{Note}, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A9 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)		$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)		Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)		Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Note $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.

Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next $\overline{\text{CAS}}$ cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the $\overline{\text{CAS}}$ cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the $\overline{\text{CAS}}$ cycle time becomes shorter.


2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.

In the hyper page mode (EDO), due to the data extend function, the $\overline{\text{CAS}}$ cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose t_{RAC} is 60 ns as an example, the $\overline{\text{CAS}}$ cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one $\overline{\text{RAS}}$ cycle. The hyper page mode (EDO) allows both read and write operations during one cycle, but the performance is equivalent to that of the fast page mode in that case.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.



Cautions when using the hyper page mode (EDO)

1. $\overline{CAS}$ access should be used to operate t_{HPC} at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$ as follows. The effective specification depends on the state of each signal.
 - (1) Both $\overline{RAS}$ and $\overline{CAS}$ are inactive (at the end of read cycle)
 $\overline{WE}$: inactive, $\overline{OE}$: active
 t_{OFC} is effective when $\overline{RAS}$ is inactivated before $\overline{CAS}$ is inactivated.
 t_{OFR} is effective when $\overline{CAS}$ is inactivated before $\overline{RAS}$ is inactivated.
 - (2) Both $\overline{RAS}$ and $\overline{CAS}$ are active or either $\overline{RAS}$ or $\overline{CAS}$ is active (in read cycle)
 $\overline{WE}$, $\overline{OE}$: inactive t_{OEZ} is effective.
 - (3) Both $\overline{RAS}$ and $\overline{CAS}$ are inactive or $\overline{RAS}$ is active and $\overline{CAS}$ is inactive (at the end of read cycle)
 $\overline{WE}$, $\overline{OE}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.
3. In read cycle, the effective specification depends on the state of $\overline{CAS}$ signal when controlling data output with the $\overline{OE}$ signal.
 - (1) $\overline{CAS}$: inactive, $\overline{OE}$: active t_{CHO} is effective.
 - (2) $\overline{CAS}$, $\overline{OE}$: active t_{CH} is effective.

Electrical Specifications

- $\overline{\text{CAS}}$ means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ inactive) and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_I		-0.5 to +4.6	V
Supply voltage	V_{CC}		-0.5 to +4.6	V
Output current	I_O		20	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low level input voltage	V_{IL}		-0.3		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25\text{ }^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{i1}	Address			5	pF
	C_{i2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	
Data input/output capacitance	$C_{i/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling	$t_{\text{RAC}} = 60 \text{ ns}$	150	mA	1, 2, 3
			$t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	140		
Standby current	μ PD42S18165L	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$		0.5	mA	
			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		0.15		
	μ PD4218165L		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.}), I_o = 0 \text{ mA}$		2.0		
			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		0.5		
RAS only refresh current		I _{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$	$t_{\text{RAC}} = 60 \text{ ns}$	150	mA	1, 2, 3, 4
			$t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	140		
Operating current (Hyper page mode (EDO))		I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.}), \overline{\text{CAS}}$ cycling	$t_{\text{RAC}} = 60 \text{ ns}$	110	mA	1, 2, 5
			$t_{\text{HPC}} = t_{\text{HPC}}(\text{MIN.}), I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	100		
CAS before RAS refresh current		I _{CC5}	$\overline{\text{RAS}}$ cycling	$t_{\text{RAC}} = 60 \text{ ns}$	150	mA	1, 2
			$t_{\text{RC}} = t_{\text{RC}}(\text{MIN.}), I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	140		
CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μ PD42S18165L)		I _{CC6}	CAS before RAS refresh : $t_{\text{RC}} = 125.0 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address: V_{IH} or V_{IL} $\overline{\text{WE}}, \overline{\text{OE}}: V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 1 \mu\text{s}$	180	μA	1, 2
CAS before RAS self refresh current (only for the μ PD42S18165L)		I _{CC7}	$\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RAS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		150	μA	2
Input leakage current		I _{I (L)}	$V_i = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V	-5	+5	μA	
Output leakage current		I _{O (L)}	$V_o = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)	-5	+5	μA	
High level output voltage		V _{OH}	$I_o = -2.0 \text{ mA}$	2.4		V	
Low level output voltage		V _{OL}	$I_o = +2.0 \text{ mA}$		0.4	V	

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ and $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.			
Read / Write cycle time	t _{RC}	104	—	124	—	ns		
$\overline{\text{RAS}}$ precharge time	t _{RP}	40	—	50	—	ns		
$\overline{\text{CAS}}$ precharge time	t _{CPN}	10	—	10	—	ns		
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	10,000	70	10,000	ns	1	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	10	10,000	12	10,000	ns		
$\overline{\text{RAS}}$ hold time	t _{RSH}	10	—	12	—	ns		
$\overline{\text{CAS}}$ hold time	t _{CSH}	40	—	50	—	ns		
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	14	45	14	52	ns	2	
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	12	30	12	35	ns	2	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5	—	5	—	ns	3	
Row address setup time	t _{ASR}	0	—	0	—	ns		
Row address hold time	t _{RAH}	10	—	10	—	ns		
Column address setup time	t _{ASC}	0	—	0	—	ns		
Column address hold time	t _{CAH}	10	—	12	—	ns		
$\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$	t _{OES}	0	—	0	—	ns		
$\overline{\text{CAS}}$ to data setup time	t _{CLZ}	0	—	0	—	ns		
$\overline{\text{OE}}$ to data setup time	t _{OLZ}	0	—	0	—	ns		
$\overline{\text{OE}}$ to data delay time	t _{OED}	13	—	15	—	ns		
Masked byte write hold time referenced to $\overline{\text{RAS}}$	t _{MRH}	0	—	0	—	ns		
Transition time (rise and fall)	t _T	1	50	1	50	ns		
Refresh time	$\mu\text{PD42S18165L}$	t _{REF}	—	128	—	128	ms	4
	$\mu\text{PD4218165L}$		—	16	—	16	ms	

- Notes** 1. In $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles, $t_{\text{RAS}}(\text{MAX.})$ is 100 μs .
 If $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$, $\overline{\text{RAS}}$ precharge time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh (t_{RPS}) is applied.
2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

3. $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.
4. This specification is applied only to the μPD42S18165L.

Read Cycle

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	ns	1
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	17	—	18	ns	1
Access time from column address	t_{AA}	—	30	—	35	ns	1
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	—	18	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	t_{RAL}	30	—	35	—	ns	
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	t_{OEZ}	0	13	0	15	ns	3
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t_{CHO}	5	—	5	—	ns	

- Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

2. Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
3. $t_{\text{OEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ hold time referenced to $\overline{CAS}$	twch	10	—	10	—	ns	1
$\overline{WE}$ pulse width	twp	10	—	10	—	ns	1
$\overline{WE}$ lead time referenced to $\overline{RAS}$	trwl	10	—	12	—	ns	
$\overline{WE}$ lead time referenced to $\overline{CAS}$	tcwl	10	—	12	—	ns	
$\overline{WE}$ setup time	twcs	0	—	0	—	ns	2
$\overline{OE}$ hold time	toeh	0	—	0	—	ns	
Data-in setup time	tos	0	—	0	—	ns	3
Data-in hold time	tah	10	—	10	—	ns	3

- Notes**
1. twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
 2. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. tos (MIN.) and tah (MIN.) are referenced to the $\overline{CAS}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{WE}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	trwc	133	—	157	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	trwd	77	—	89	—	ns	1
$\overline{CAS}$ to $\overline{WE}$ delay time	tcwd	32	—	37	—	ns	1
Column address to $\overline{WE}$ delay time	tawd	47	—	54	—	ns	1

- Note**
1. If twcs ≥ twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd ≥ trwd (MIN.), tcwd ≥ tcwd (MIN.), tawd ≥ tawd (MIN.) and tcpwd ≥ tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode (EDO)

Parameter	Symbol	t _{TRAC} = 60 ns		t _{TRAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t _{HPC}	25	—	30	—	ns	1
$\overline{\text{RAS}}$ pulse width	t _{RASP}	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ pulse width	t _{H$\overline{\text{CAS}}$}	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ precharge time	t _{CP}	10	—	10	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	—	35	—	40	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t _{CPWD}	52	—	59	—	ns	2
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	35	—	40	—	ns	
Read modify write cycle time	t _{HPRWC}	66	—	75	—	ns	
Data output hold time	t _{DHC}	5	—	5	—	ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	t _{OCH}	5	—	5	—	ns	4
$\overline{\text{OE}}$ precharge time	t _{OEP}	5	—	5	—	ns	
Output buffer turn-off delay from $\overline{\text{WE}}$	t _{WEZ}	0	13	0	15	ns	3,4
$\overline{\text{WE}}$ pulse width	t _{WPZ}	10	—	10	—	ns	4
Output buffer turn-off delay from $\overline{\text{RAS}}$	t _{OF$\overline{\text{R}}$}	0	13	0	15	ns	3,4
Output buffer turn-off delay from $\overline{\text{CAS}}$	t _{OF$\overline{\text{C}}$}	0	13	0	15	ns	3,4

Notes 1. t_{HPC} (MIN.) is applied to $\overline{\text{CAS}}$ access.


2. If t_{WCS} $\geq$ t_{WCS} (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{RWD} $\geq$ t_{RWD} (MIN.), t_{CWD} $\geq$ t_{CWD} (MIN.), t_{AWD} $\geq$ t_{AWD} (MIN.) and t_{CPWD} $\geq$ t_{CPWD} (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t_{OF $\overline{\text{C}}$} (MAX.), t_{OF $\overline{\text{R}}$} (MAX.) and t_{WEZ} (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 t_{OF $\overline{\text{C}}$} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 t_{OF $\overline{\text{R}}$} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: inactive t_{WEZ} is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either t_{TRH} or t_{TRCH} must be met t_{WEZ} and t_{WPZ} are effective.
 - (4) $\overline{\text{WE}}$: inactive (in read cycle)
 $\overline{\text{CAS}}$: inactive, $\overline{\text{OE}}$: active t_{CHO} is effective.
 $\overline{\text{CAS}}$, $\overline{\text{OE}}$: active t_{OCH} is effective.

Refresh Cycle


Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t _{CSR}	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t _{CHR}	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t _{RPC}	5	—	5	—	ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t _{RASS}	100	—	100	—	μs	1
$\overline{\text{RAS}}$ precharge time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t _{RPS}	110	—	130	—	ns	1
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t _{CHS}	—50	—	—50	—	ns	1
$\overline{\text{WE}}$ hold time	t _{WHR}	15	—	15	—	ns	

Note 1. This specification is applied only to the μPD42S18165L.

Read Cycle



Upper Byte Read Cycle




Remark L I/O: Hi-Z

The timing diagram illustrates the sequence of signals for the 64K1602 LCD module. The signals shown are RAS, UCAS, LCAS, Address, WE, OE, and L I/O. The diagram includes various timing parameters such as t_{RAS} , t_{RC} , t_{RP} , t_{CRP} , t_{MRH} , t_{CSD} , t_{RSH} , t_{CAS} , t_{CPN} , t_{ASR} , t_{RAD} , t_{ASC} , t_{CAH} , t_{RAL} , t_{RCS} , t_{CH} , t_{RRH} , t_{WPZ} , t_{CH} , t_{WEZ} , t_{RAC} , t_{AA} , t_{CAC} , t_{OLZ} , t_{OLZ} , t_{OFC} , t_{OEZ} , t_{OFR} , t_{CH} , t_{WEZ} , t_{OFC} , t_{OEZ} , t_{OFR} .


Remark U I/O: Hi-Z

Early Write Cycle




Remark $\overline{OE}$: Don't care

Upper Byte Early Write Cycle




Remark $\overline{\text{OE}}$, L I/O: Don't care

Lower Byte Early Write Cycle




Remark $\overline{OE}$, U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle



Remark L I/O: Don't care

Lower Byte Late Write Cycle



Remark U I/O: Don't care

The timing diagram illustrates the relationship between various control and data signals for the 64K1602 LCD module. The signals and their timing parameters are as follows:


- RAS**: Row Address Strobe. Timing parameters: t_{RAS} (pulse width), t_{RWC} (pulse width), t_{RP} (return time to high level).
- UCAS**: Column Address Strobe. Timing parameters: t_{CRP} (pulse width), t_{RCD} (delay from RAS to UCAS), t_{CSH} (pulse width), t_{RSH} (delay from UCAS to RAS), t_{CAS} (pulse width), t_{CPN} (pulse width), t_{MRH} (delay from UCAS to RAS).
- LCAS**: Line Address Strobe. Timing parameters: t_{CRP} (pulse width), t_{MRH} (delay from UCAS to RAS).
- Address**: Address bus. Timing parameters: t_{ASR} (pulse width), t_{RAH} (delay from RAS to Address), t_{ASC} (pulse width), t_{CAH} (delay from UCAS to Address).
- WE**: Write Enable. Timing parameters: t_{RWD} (pulse width), t_{AWD} (pulse width), t_{CWD} (pulse width), t_{CWL} (delay from RAS to WE), t_{RWL} (delay from UCAS to WE), t_{WP} (pulse width).
- OE**: Output Enable. Timing parameters: t_{OEA} (delay from RAS to OE), t_{OEH} (delay from UCAS to OE), t_{RAC} (pulse width), t_{AA} (pulse width), t_{CAC} (pulse width).
- U I/O**: User I/O. Timing parameters: t_{OED} (delay from RAS to U I/O), t_{OS} (delay from UCAS to U I/O), t_{DH} (delay from UCAS to U I/O), t_{OLZ} (delay from RAS to U I/O), t_{CLZ} (delay from UCAS to U I/O), t_{OEZ} (delay from UCAS to U I/O).
- Data in**: Data input. Timing parameters: t_{OED} (delay from RAS to Data in), t_{OS} (delay from UCAS to Data in), t_{DH} (delay from UCAS to Data in).
- Data out**: Data output. Timing parameters: t_{OED} (delay from RAS to Data out), t_{OS} (delay from UCAS to Data out), t_{DH} (delay from UCAS to Data out).

Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

[illegible]

Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Hyper Page Mode (EDO) Read Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The diagram illustrates the timing relationships between several control and data signals during memory access operations. The signals shown are:


- RAS**: Row Address Strobe, active low.
- UCAS**: User Chip Address Strobe, active low.
- LCAS**: Local Chip Address Strobe, active low.
- Address**: Bus address signal, alternating between Row and Column addresses.
- WE**: Write Enable, active low, indicated by hatched areas.
- OE**: Output Enable, active low, indicated by hatched areas.
- U I/O**: User Input/Output bus, with V_{OH} and V_{OL} levels.
- L I/O**: Local Input/Output bus, with V_{OH} and V_{OL} levels.

Key timing parameters labeled include:

- t_{RASP} , t_{RHCP} , t_{RP}
- t_{CRP} , t_{GSH} , t_{RCSD} , t_{HCAS} , t_{HPC} , t_{RSH} , t_{HCAS} , t_{CPN}
- t_{CP} , t_{HCAS} , t_{CP} , t_{MRH}
- t_{ABR} , t_{RAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , t_{OFR} , t_{OFC}
- t_{ACS}
- t_{CH} , t_{BH} , t_{WPZ} , t_{HO} , t_{WEZ}
- t_{OEA} , t_{AA} , t_{CAC} , t_{AC} , t_{LZ} , t_{AAC} , t_{DHC} , t_{OEZ}
- t_{DHC}

- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Cycle ($\overline{\text{WE}}$ Control)




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]

Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

Hyper Page Mode (EDO) Early Write Cycle



Remarks 1. $\overline{OE}$: Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.

The timing diagram illustrates the sequence of signals for the 64K1602 LCD module. The signals and their timing parameters are as follows:

- RAS**: V_{IH} , V_{IL} . Timing parameters: t_{RASP} , t_{RHCP} , t_{RP} .
- UCAS**: V_{IH} , V_{IL} . Timing parameters: t_{CRP} , t_{CSH} , t_{CD} , t_{HCAS} , t_{HPC} , t_{RSH} , t_{HCAS} , t_{CPN} .
- LCAS**: V_{IH} , V_{IL} . Timing parameters: t_{CRP} , t_{CP} , t_{HCAS} , t_{CP} , t_{MRH} .
- Address**: V_{IH} , V_{IL} . Timing parameters: t_{ASR} , t_{RAD} , t_{RAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{CAH} , t_{ASC} , t_{RAL} .
- WE**: V_{IH} , V_{IL} . Timing parameters: t_{WCS} , t_{WCH} .
- U I/O**: V_{IH} , V_{IL} . Timing parameters: t_{DS} , t_{DH} .
- L I/O**: V_{IH} , V_{IL} . Timing parameters: t_{DS} , t_{DH} .

- Remarks**
1. $\overline{OE}$: Don't care
 2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.
 3. This cycle can be used to control either $\overline{UCAS}$ or $\overline{LCAS}$ only. Or, it can be used to control $\overline{UCAS}$ or $\overline{LCAS}$ simultaneously, or at random.

Hyper Page Mode (EDO) Late Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

The diagram illustrates the timing relationships between several control and data signals during memory access operations. The signals shown are:


- RAS**: Row Address Strobe
- UCAS**: Upper Chip Address Strobe
- LCAS**: Lower Chip Address Strobe
- Address**: Data bus address signal, alternating between Row and Column addresses.
- WE**: Write Enable signal.
- OE**: Output Enable signal.
- U I/O**: Upper Input/Output data bus.
- L I/O**: Lower Input/Output data bus.

Key timing parameters labeled include:

- t_{RASP} , t_{RHP} , t_{RP}
- t_{CRP} , t_{CSD} , t_{HCAS} , t_{HPC} , t_{RSH} , t_{HCAS} , t_{CPN}
- t_{TCP} , t_{HCAS} , t_{CP} , t_{MRH}
- t_{RAD} , t_{ASR} , t_{RAH} , t_{ASC} , t_{CAH} , t_{TSC} , t_{CAH} , t_{TSC} , t_{CAH} , t_{TRAL}
- t_{CS} , t_{WL} , t_{WPL} , t_{WTL} , t_{WPL}
- t_{OEHL} , t_{OS} , t_{OH} , t_{OED} , t_{OS} , t_{OH} , t_{OED}

- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.
 2. This cycle can be used to control either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ only. Or, it can be used to control $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ simultaneously, or at random.

Hyper Page Mode (EDO) Read Modify Write Cycle




Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

[illegible]


- Powered by ICminer.com Electronic-Library Service Copyright 2003

Hyper Page Mode (EDO) Read and Write Cycle



Remark In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S18165L)



Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

(3) If $t_{RAS(MIN.)}$ is not satisfied at the beginning of CAS before RAS self refresh cycles ($t_{RAS} < 100 \mu s$), CAS before RAS refresh cycles will be executed one time.

If $10 \mu s < t_{RAS} < 100 \mu s$, RAS precharge time for CAS before RAS self refresh (t_{RPS}) is applied. And refresh cycles (1,024/128 ms) should be met.


For details, please refer to **How to use DRAM** User's Manual.

CAS Before RAS Refresh Cycle




Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{WE}$, $\overline{OE}$: Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)




Remark $\overline{\text{OE}}$: Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)



42 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 ^{+0.2} _{-0.35}	1.085 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 ^{+0.006} _{-0.007}
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD42S18165L, 4218165L.

Types of Surface Mount Device

μPD42S18165LG5, 4218165LG5: 50-pin plastic TSOP (II) (400 mil)

μPD42S18165LLE, 4218165LLE: 42-pin plastic SOJ (400 mil)