

**Description**

The μPD43251B is a 262,144-word by 1-bit static RAM fabricated with advanced silicon-gate technology. A unique design that uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μPD43251B a high-speed device that requires no clock or refreshing.


The μPD43251B is available in 24-pin plastic DIP or 24-pin plastic SOJ packaging.

**Features**

- 262,144-word x 1-bit organization
- Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Power dissipation
  - 120 mA max (active)
  - 2 mA max (standby)
- Standard 300-mil, 24-pin plastic DIP or 24-pin plastic SOJ packaging

**Ordering Information**

Part Number	Access Time (max)	Package
μPD43251BCR-15	15 ns	24-pin plastic DIP
CR-20	20 ns	
CR-25	25 ns	
μPD43251BLA-15	15 ns	24-pin plastic SOJ
LA-20	20 ns	
LA-25	25 ns	

**Pin Configuration****24-Pin Plastic DIP or SOJ**

20a

**Pin Identification**

Symbol	Function
A <sub>0</sub> - A <sub>17</sub>	Address inputs
D <sub>IN</sub>	Data input
D <sub>OUT</sub>	Data output
CS	Chip select
WE	Write enable
GND	Ground
V <sub>CC</sub>	+5-volt power supply

20a-1

**Absolute Maximum Ratings**

Power supply voltage, $V_{CC}$	-0.5 to +7.0 V
Input voltage, $V_{IN}$ (Note 1)	-0.5 to + $V_{CC}$ + 0.3
Output voltage, $V_{OUT}$	-0.5 to + $V_{CC}$ + 0.3
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C


Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Notes:**

(1)  $V_{IN} = -3.0$  V min for 10 ns maximum pulse.

**Truth Table**

Function	$\overline{CS}$	$\overline{WE}$	$D_{OUT}$	$I_{CC}$
Not selected	H	X	High-Z	Standby
Read	L	H	Output data	Active
Write	L	L	High-Z	Active

**Block Diagram****Capacitance**

$T_A = +25^\circ\text{C}$ ;  $f = 1$  MHz (Note 1);  $V_{IN}$  and  $V_{OUT} = 0$  V

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance	$C_I$			6	pF
Output capacitance	$C_O$			8	pF

**Notes:**

(1) This parameter is sampled and not 100% tested.

**Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.5	5.0	5.5	V
Input voltage, low (Note 1)	$V_{IL}$	-0.5		0.8	V
Input voltage, high	$V_{IH}$	2.2		$V_{CC} + 0.3$	V
Ambient temperature	$T_A$	0		70	°C

**Notes:**

(1)  $V_{IL} = -3.0$  V min for 10 ns maximum pulse.

**DC Characteristics** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	$I_{LI}$	-2		2	μA	$V_{IN} = 0 \text{ V to } V_{CC}$
Output leakage current	$I_{LO}$	-2		2	μA	$V_{OUT} = 0 \text{ V to } V_{CC}; \bar{CS} = V_{IH}$
Standby supply current	$I_{SB}$			30	mA	$\bar{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	$I_{SB1}$			2	mA	$\bar{CS} \geq V_{CC} - 0.2 \text{ V}; V_{IN} \leq 0.2 \text{ V} \text{ or } \geq V_{CC} - 0.2 \text{ V}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 8.0 \text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -4.0 \text{ mA}$

**AC Characteristics** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$ 

Parameter	Symbol	μPD43251B-15		μPD43251B-20		μPD43251B-25		Unit	Test Conditions (Note 1)
		Min	Max	Min	Max	Min	Max		
<b>Read Operation</b>									
Operating supply current	$I_{CC}$		120		100		100	mA	$\bar{CS} = V_{IL} \text{ (min cycle)}; I_{OUT} = 0 \text{ mA}$
Read cycle time	$t_{RC}$	15		20		25		ns	(Note 2)
Read access time	$t_{AA}$		15		20		25	ns	
Chip select access time	$t_{ACS}$		15		20		25	ns	
Output hold from address change	$t_{OH}$	3		3		3		ns	
Chip select to output in low-Z	$t_{CLZ}$	3		3		3		ns	(Note 3)
Chip deselect to output in high-Z	$t_{CHZ}$	0	6	0	8	0	10	ns	(Note 4)
<b>Write Operation</b>									
Write cycle time	$t_{WC}$	15		20		25		ns	(Note 2)
Chip select to end of write	$t_{CW}$	13		15		20		ns	
Address valid to end of write	$t_{AW}$	13		15		20		ns	
Address setup time	$t_{AS}$	0		0		0		ns	
Write pulse width	$t_{WP}$	12		14		18		ns	
Write recovery time	$t_{WR}$	0		0		0		ns	
Data valid to end of write	$t_{DW}$	10		12		14		ns	
Data hold time	$t_{DH}$	0		0		0		ns	
Write enable to output in high-Z	$t_{WHZ}$	0	6	0	8	0	10	ns	(Note 4)
Output active from end of write	$t_{ow}$	0		0		0		ns	(Note 3)


**Notes:**

- (1) Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for the output load.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) The transition is measured  $\pm 200 \text{ mV}$  from steady-state voltage with the loading shown in figure 2.
- (4) The transition is measured at  $V_{OL} + 200 \text{ mV}$  and  $V_{OH} - 200 \text{ mV}$  with the loading shown in figure 2.

20a

20A-3


**Figure 1. Output Load**



\*Including Scope and Jig



83H-57738

**Figure 2. Output Load for  $t_{CHZ}$ ,  $t_{CLZ}$ ,  $t_{OW}$ , and  $t_{WHZ}$**




\*Including Scope and Jig

83H-57748

**Timing Waveforms****Address Access Cycle****Chip Select Access Cycle**


**Timing Waveforms (cont)**

**WE-Controlled Write Cycle**



83II-5777B

## Timing Waveforms (cont)

**CS-Controlled Write Cycle**

BSI-H-5778B

20A-7