

Description


The μPD449 is a high-speed, low-power, 2048-word by 8-bit static CMOS RAM fabricated with advanced silicon-gate CMOS technology. A unique circuitry technique makes the μPD449 a very low operating power device which requires no clock or refreshing to operate. Since the device has two chip enable inputs, it is suited for battery backup applications. Minimum standby power current is drawn by this device when \overline{CE}_1 or \overline{CE}_2 equals V_{CC} independently of the other input levels. Data retention is guaranteed at a power supply voltage as low as 2 V.

The μPD449 has a standard 24-pin dual-in-line package and is plug-in compatible with 16K EPROMs.

Features

- Single +5 V supply
- Fully static operation — no clock or refreshing required
- TTL compatible — all inputs and outputs
- Common I/O using three-state output
- Two chip enable inputs for battery backup application
- Max access/min cycle times down to 150 ns
- Low power dissipation,
 - Active: 38 mA max
 - Standby: 10 μ A max
- Data retention voltage: 2 V min
- Operating temperature range: -40 to +85°C
- Standard 24-pin plastic package
- Plug-in compatible with 16K EPROMs
- L version
 - Standby current 1.0 μ A max at 60°C for battery backup operation

Pin Configuration



Pin Identification

No.	Symbol	Function
1-8, 19, 22, 23	A ₀ -A ₁₀	Address input
9-11, 13-17	I/O ₁ -I/O ₈	Data input/output
20, 18	\overline{CE}_1 , \overline{CE}_2	Chip enable input
21	WE	Write enable input
24	V _{CC}	Power (+5 V)
12	GND	GND

Performance Ranges

Device	Access Time (Max)	Cycle Time (Min)	Power Supply (Max)	
			Active	Standby
μPD449C-3	150 ns	150 ns	38 mA	(Note 1)
μPD449C-2	200 ns	200 ns	30 mA	(Note 1)
μPD449C-1	250 ns	250 ns	26 mA	(Note 1)
μPD449C	450 ns	450 ns	18 mA	(Note 1)

Note:

(1) μPD449C-L/-1L/-2L/-3L

T_A = 25°C, 0.2 μ A

T_A = 60°C, 1.0 μ A

T_A = 85°C, 10 μ A


μPD449C/-1/-2/-3

T_A = 25°C, 1.0 μ A

T_A = 60°C, 5.0 μ A

T_A = 85°C, 10 μ A

Block Diagram



83-001646B

Absolute Maximum Ratings

Power supply voltage, V _{CC}	7.0 V
Input voltage, V _{IN}	-0.3 to V _{CC} + 0.3 V
Output voltage, V _{OUT}	-0.3 to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	-40 to +85°C
Storage temperature, T _{STG}	-55 to +125°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_A = 25°C, f = 1 MHz

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input capacitance	C _{IN}		6	pF	V _{I/N} = 0 V
Input/output capacitance	C _{I/O}		8	pF	V _{I/O} = 0 V

Recommended DC Operating Conditions

T_A = -40 to +85°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage low	V _{IL}	-0.3		0.8	V
Input voltage high	V _{IH}	2.2		V _{CC} + 0.3	V

Truth Table

CE ₁	CE ₂	WE	MODE	I/O	I _{cc}
X	H	X	Not selected	Hi-Z	Standby
H	X	X	Not selected	Hi-Z	Standby
L	L	H	Read	D _{OUT}	Active
L	L	L	Write	D _{I/N}	Active

AC Test Conditions

Input pulse levels	0.8 to 2.2 V
Input pulse rise and fall time	10 ns
Timing reference levels	1.5 V
Output load	1 TTL +100 pF

DC Characteristics

TA = -40 to +85°C, VCC = 5 V ± 10%

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input leakage current	IIL			1	μA
I/O leakage current	IIO			1	μA
Operating supply current	ICCA1	(1)	(1)	mA	CE1 and CE2 = VIL, I/O = 0, min cycle
Operating supply current	ICCA2	5	10	mA	CE1 and CE2 = VIL, I/O = 0 DC current
Standby supply current	ISB	0.02	(2)	μA	CE1 or CE2 ≥ VCC - 0.2 V, other CE input ≤ 0.2 V or ≥ VCC - 0.2 V, VIN = 0 V to VCC


AC Characteristics

TA = -40 to +85°C, VCC = 5 V ± 10%


Parameter	Symbol	μPD449-3		μPD449-2		μPD449-1		μPD449		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle										
Read cycle time	tRC	150	200	250	450					ns
Address access time	tA	150	200	250	450					ns
Chip enable (CE1) to output valid	tCO1	150	200	250	450					ns
Chip enable (CE2) to output valid	tCO2	150	200	250	450					ns
Output hold from address change	tOH	15	15	15	15					ns
Chip enable (CE1) to output in Lo-Z	tLZ1	5	5	5	5					ns
Chip enable (CE2) to output in Lo-Z	tLZ2	5	5	5	5					ns
Chip enable (CE1) to output in Hi-Z	tHZ1	50	60	80	100					ns
Chip enable (CE2) to output in Hi-Z	tHZ2	50	60	80	100					ns
Write Cycle										
Write cycle time	tWC	150	200	250	450					ns
Chip enable (CE1) to end of write	tCW1	120	150	180	210					ns
Chip enable (CE2) to end of write	tCW2	120	150	180	210					ns
Address setup time	tAW	0	0	0	0					ns
Write pulse width	tWP	90	120	150	180					ns
Write recovery time	tWR	0	0	0	0					ns
Data valid to end of write	tDW	50	60	80	100					ns
Data hold time	tDH	0	0	0	0					ns
Write enable to output in Hi-Z	tWZ		50	60	80			100		ns
Output active from end of write	tOW		10	10	10			10		ns

Timing Waveforms

Read Cycle (Address Access)



Write Cycle (Address Access)



Low V_{CC} Data Retention Characteristics

T_A = -40 to +85°C

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Data retention supply voltage	V _{CCDR}	2.0			V _{IN} = 0 V to V _{CC} , CE ₁ or CE ₂ = GND
Data retention supply current	I _{CCDR}	0.01 (1)			μA V _{IN} = 0 V to V _{CC} , CE ₁ or CE ₂ = V _{CC} , other CE input = 0 V or V _{CC} ; V _{IN} = 0 V to V _{CC} , V _{CC} = 3.0 V
Chip deselection to data retention mode	t _{CDR}	0			ns
Operation recovery time	t _R	t _{RC}			ns

Note:

(1) μ PD449C-L/-1L/-2L/-3L

T_A = 25°C, 0.2 μA max

T_A = 60°C, 1.0 μA max

T_A = 85°C, 10 μA max

μ PD449C/-1/-2/-3

T_A = 25°C, 1.0 μA max

T_A = 60°C, 5.0 μA max

T_A = 85°C, 10 μA max

Data Retention Timing Chart

