

MOS INTEGRATED CIRCUIT

μ PD6332C

LATCH AND DRIVER FOR LCD CMOS LSI


DESCRIPTION

The μ PD6332C is a latch and driver CMOS IC for LCD (Liquid Crystal Display). For multiplex wiring, the μ PD6332C is supplied with the serial interface circuit, 20 bit shift register, 20 bit data latch and 20 bit drivers. The serial data transfer from the data source to the μ PD6332C is accomplished with 3 signals.

FEATURES

- Serial Input 20 bit Shift Register Incorporated.
- Data Control by Clock transfer (external) and Latch.
- Capable of Flashing Display by Blanking Terminal.
- Capable of Color LCD Drive Owing to High Circuit Voltage (18 V MAX.).
- Input Level Shifter Enables Direct Connection with Microcomputer.
- Wide Supply Voltage $V_{DD} = 4$ to 12 V (18 V MAX.)
- 28 Pin Plastic Molded DIP (Dual In-line Package).
- C-MOS

BLOCK DIAGRAM



NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

© NEC Corporation 1986

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C} \pm 2^\circ\text{C}$)

| | | | |
|-------------------------------------|------------|------------------|------------------|
| Supply Voltage at V_{DD} terminal | V_{DD} | 18 | V |
| Input Voltage | V_{IN} | -0.3 to V_{DD} | V |
| SO Output Current | I_{SO} | ± 5 | mA |
| Operating Temperature Range | $T_{opt.}$ | -40 to +85 | $^\circ\text{C}$ |
| Storage Temperature Range | $T_{stg.}$ | -55 to +125 | $^\circ\text{C}$ |

RECOMMENDED OPERATING CONDITIONS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--|----------------------|------|------|----------|------------------|
| Operating Temperature Range | $T_{opt.}$ | -40 | | +85 | $^\circ\text{C}$ |
| Operating Supply Voltage | V_{DD} | 4 | 8 | 12 | V |
| Input Voltage High | V_{IH} | 3.0 | | V_{DD} | V |
| Input Voltage Low | V_{IL} | 0 | | 1.0 | V |
| SO Output Current | I_{SO} | | | 1.0 | mA |
| \overline{SCK} Frequency | $f_{\overline{SCK}}$ | | 200 | 500 | kHz |
| \overline{SCK} Cycle Time (*1) | t_{KCY} | 2.0 | | | μs |
| \overline{SCK} High Level Pulse Width (*1) | t_{KHW} | 0.9 | | | μs |
| \overline{SCK} Low Level Pulse Width (*1) | t_{KLW} | 0.9 | | | μs |
| SI Setup Time to $\overline{SCK} \uparrow$ (*1) | t_{SIK} | 0.4 | | | μs |
| SI Hold Time (*1) | t_{KSI} | 0.4 | | | μs |
| $\overline{SCK} \rightarrow \text{LH}$ Valid Time (*2) | t_{CLL} | 10 | | | μs |
| LH Low Level Pulse Width (*2) | t_{LLW} | 10 | | | μs |
| \overline{BI} Low Level Pulse Width (*3) | t_{BLW} | 0.4 | | | μs |


- Notes: (*1); See Fig. 1
 (*2); See Fig. 2
 (*3); See Fig. 3

ELECTRICAL CHARACTERISTICS (Recommended operating conditions)

| CHARACTERISTIC | SYMBOL | MAX. | TYP. | MIN. | UNIT | CONDITION |
|--|-------------|------------|------|----------|---------|------------------------------------|
| Input Leakage Current | I_{IL} | | | ± 10 | μA | $V_{IH}=V_{SS}$ or $V_{IN}=V_{DD}$ |
| SO Output Voltage High | V_{SOH} | $V_{DD}-1$ | | V_{DD} | V | $I_{SOH}=-1$ mA |
| SO Output Voltage Low | V_{SOL} | V_{SS} | | 0.4 | V | $I_{SOL}=1$ mA |
| Output Voltage High | V_{OH} | $V_{DD}-1$ | | | V | $I_{OH}=-1$ mA |
| Output Voltage Low | V_{OL} | | | 1.0 | V | $I_{OL}=1$ mA |
| Supply Current at V_{DD} Terminal | I_{DD} | | | 1.0 | mA | |
| Supply Voltage at V_{DD} Terminal to Keep DATA | $V_{DD}(H)$ | 3.0 | | | V | |
| Input Capacitance | C_{IN} | | | 15 | pF | f=1 MHz |
| $\overline{SCK} \downarrow \rightarrow$ SO Valid Time (*4) | t_{KSO} | | | 0.8 | μs | |
| $\overline{BI} \rightarrow$ Sn Valid Time (*3) | t_{BKQ} | | | 1.8 | μs | |

Note: (*4) ; See Fig. 4

PIN CONNECTION (Top View)



TIMING CHART




Fig. 1




Fig. 2




Fig. 3





Fig. 4

TIMING CHART




• V_{LCD} : LCD BIAS VOLTAGE

FUNCTION

| PIN NUMBER | SYMBOL | FUNCTION | INPUT/OUTPUT | EXPLANATION |
|--|--|--|--------------|---|
| 1 | \overline{SCK} | Serial Clock Input | INPUT | The SI data are read and stored in the 20 bit shift register at the rising edge of \overline{SCK} . DATA output from SO at the dropping edge of \overline{SCK} . |
| 2 | \overline{BI} | Blanking Input | INPUT | When "H" level signal is supplied to the \overline{BI} , S ₁ to S ₂₀ are active. Flashing function is possible by external control. |
| 3 | COM INPUT | COM Input | INPUT | Input Common signal. |
| 4 5 6 7 8 9 10 11 12 13 | S ₁ S ₂ S ₃ S ₄ S ₅ S ₆ S ₇ S ₈ S ₉ S ₁₀ | Segment and Driver for LCD | OUTPUT | These 10 Outputs are the Outputs of 10 bit output data latch, which can drive LCD directly. |
| 14 | V _{SS} | GND | | Connection to GND. |
| 15 | SO | Serial data Output | OUTPUT | Serial data output at the dropping edge of \overline{SCK} . In case of "n" pieces of μ PD6332C are serial connected, so it is possible to connect one to next SI. |
| 16 17 18 19 20 21 22 23 24 25 | S ₂₀ S ₁₉ S ₁₈ S ₁₇ S ₁₆ S ₁₅ S ₁₄ S ₁₃ S ₁₂ S ₁₁ | Segment and Driver for LCD | OUTPUT | These 10 Outputs are the Outputs of 10 bit output data latch, which can drive LCD directly. |
| 26 | SI | Serial data Input | INPUT | Serial Data Input. The SI data are read and stored in the 20 bit shift register at the rising edge of \overline{SCK} . |
| 27 | LH | Latch and Hold Input | INPUT | When "L" level signal is supplied to the LH, the data of 20 bit shift register are normally transferred the 20 bit output data latch. At the time of the rising edge of LH; the data of 20 bit output data latch are hold. "H"; The data of 20 bit output data latch are protected. |
| 28 | V _{DD} | Supply Voltage at V _{DD} Terminal | | 4 to 12 V |

APPLICATION CIRCUIT



In case of no output COM, 2 Pieces of CMOS 4000 series are necessary externally.

