INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS104A – Revised March 2002

XAS

CMOS Hex 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

■ CD40174B consists of six identical 'D'-type flip-flops having independent DATA inputs. The CLOCK and CLEAR inputs are common to all six units. Data is transferred to the Q outputs on the positive-going transition of the clock pulse. All six flip-flops are <u>simultaneously</u> reset by a low level on the CLEAR input.

The CD40174B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

Features:


- = 5-V, 10-V, and 15-V parametric rating
- Standardized symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- = Maximum input current of 1 µA at 18 V
- over full peckage-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at VDD = 5 V

2 V at VDD = 10 V

2.5 V at V_{DD} = 15 V

Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

CD40174B Types



Applications:


- Shift Registers
- Buffer/Storage Registers
- **Pattern Generators**

TRUTH TABLE FOR 1 OF 6 FLIP-FLOPS

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/ ^o C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE	E (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	

INPUTS			OUTPUT
CLOCK	DATA	٥	
~	0	1 .	0
	1	1	1
\sim	×	1	NC
x	×	0	0

1 = High Level 0 = Low Level X = Don't Care NC = No Change






Fig. 1 — Logic diagram (1 of 6 flip-flops).






Fig. 2— Typical transition time as a function of load capacitance.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	V _{DD}	LIN	UNITS	
	(V)	Min.	Min. Max.	
Supply-Voltage Range (For T _A = Full Package-	·		40	
Temperature Range)	-	3	18	V
	5	40	-	
Data Setup Time, t _{SU}	10	20	-	ns
	15	10	-	1
	5	80	_	
Data Hold Time, t _H	10	40	-	ns
· · · · · · · · · · · · · · · · · · ·	15	30	-	
······································	5	-	3.5	1
Clock Input Frequency, fCL	10	dc	6	MHz
	15		8	
	5	- · -	15	
Clock Input Rise or Fall Time, t _r CL, t _f CL	10	I	15	μs
	15	-	15	1
	5	130	- 1	
Clock Input Pulse Width, tWL, tWH	10	60	-	ns
	15	40	- 1	
	5	100	-	· · ·
Clear Pulse Width, tWL	10	50	-	ns
	15	40	-	
	5	0	-	
Clear Removal Time, tREM	10	0	-	ns
·· - ···	15	0	· · -	· ·






Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .


The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the engle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.






3


COMMERCIAL CMOS HIGH VOLTAGE ICs







STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UN		
TERISTIC	Vo	VIN	VDD				t see	+25]†	
	···(V)	(V);	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	S	
Quiescent	_	0,5	5	1	1	30	- 30	-	0.02	1		
Device	· _	0,10	10	2	2	60	60	-	0.02	2]µ.	
Current, IDD		0,15	15	4	4	120	120	-	0.02	4	ľ	
Max.	-	0,20	- 20	20	20	600	600	— .	0.04	20]	
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-]	
	1.5	0,15	15	4.2	- 4	2.8	2.4	3.4	6.8	<u></u>		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1]_m	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	2.6]	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8		1	
Output Voltage:	-	0,5	5		0	.05		1	0	0.05		
Low-Level,	 . :	0,10	10		0	.05		1	,	0.05]	
V _{OL} Max.	·	0,15	15		0	.05		-	0	0.05],	
Output Voltage:	— · ;	0,5	5		4	.95		4.95	5	_	1	
High-Level,	-	0,10	10 ⁻		9	.95		9,95	10	-	1	
VOH Min.	-	0,15	15	5 14.95 14.95			14.95	15		1		
Input Low	0.5,4.5	- - -	5		1	.5		. –	_	1.5		
Voltage,	1,9	-	10			3		-	_	3	1	
V _{IL} Max.	1.5,13.5	_	15			4		1	-	4	١.	
Input High	0.5,4.5	_	5.			8.5		3.5		.—		
Voltage,	1,9	-	10			7		7 *		-		
V _{IH} Min.	1.5,13.5	-	15			11		11	_	-		
Input Current [†] IN Max.	-	0,18	18	±0.1	±0.1	±1	±1	- :	±10 ⁻⁵	±0.1	ů	





- Dynamic power dissipation test circuit. 赏










Fig. 10- Definition of setup, hold, propagation delay, and removal times.

CHARACTERISTIC	TEST CONDITIONS		UNITS			
	V _{DD} (V)	Min. Typ		Max.		
	5		150	300		
Propagation Delay Time	10	_	70	140	ns .	
Clock to Output, tPHL, tPLH	15	-	50	100		
	5	-	100	200	s.*	
Clear to Output, tpHL	10		50	100	ns	
	15	_	40	80	4	
	5	-	100	200		
Transition Time, tTHL, tTLH	10	-	50	100	ns	
	15		40	80		
Minimum Pulse Width,	5	-	65	130	н. — н.	
	10	_	30	60	ns	
Clock, ^t WL, ^t WH	15	_	20	40		
and the second s	5		50	100		
Clear, t _{WL}	10 *	· –	25	50	ns	
	15	_	20	40		
	5		20	40		
Minimum Data Setup Time, t _{SU}	10	-	10	20	ns	
	15	-	0	10		
·	5	_	40	80		
Minimum Data Hold Time, t _H	10	-	20	40	ns	
	15	-	15	30		
······	5	3.5	7	_		
Maximum Clock Frequency, f _{CL}	10	6	12		MHz	
	15	- 8	16	· 📥 .		
· · · · · · · · · · · · · · · · · · ·	5	15	· ··· ·	-		
Maximum Clock Rise or Fall	10	15	- 1	-	μs	
Time, t _r CL, t _f CL	15	15		· <u>-</u> ·	i si st	
Input Capacitance, CIN						
Clear	-	_	25	40	pF	
All other	_	_	5	7.5]	
Minimum Clear Removal	5	_	-40	0	[
	10		15	Ō	ns	
Time, ^t REM	15	_	-10	0		


DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω








معالم المحالية. معالم المحالية المحالة معالم المحالة ا







IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated