

Data sheet acquired from Harris Semiconductor SCHS106A – Revised March 2002

# CMOS Presettable Up/Down Counters (Dual Clock With Reset)

High-Voltage Types (20-Volt Rating) CD40192 — BCD Type CD40193 — Binary Type

DOWN Counter and the CD40193B Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET ENABLE control, individual CLOCK UP and CLOCK DOWN signals and a master RESET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided.

The counter is cleared so that all outputs are in a low state by a high on the RE-SET line. A RESET is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the PRESET ENABLE control is low.

The counter counts up one count on the positive clock edge of the CLOCK UP signal provided the CLOCK DOWN line is high. The counter counts down one count on the positive clock edge of the CLOCK DOWN signal provided the CLOCK UP line is high.

The CARRY and BORROW signals are high when the counter is counting up or down. The CARRY signal goes low one-half clock cycle after the counter reaches its maximum count in the count-up mode. The BORROW signal goes low one-half clock cycle after the counter reaches its minimum count in the count-down mode. Cascading of multiple packages is easily accomplished without the need for additional external circuitry by tying the BORROW and CARRY outputs to the CLOCK DOWN and CLOCK UP inputs, respectively, of the succeeding counter package.

The CD40192B and CD40193B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

## CD40192B, CD40193B Types


### Features:

- Individual clock lines for counting up or counting down
- Synchronous high-speed carry and borrow propagation delays for cascading
- Asynchronous reset and preset capability
- Medium-speed operation—f<sub>CL</sub> = 8 MHz (typ.) @ 10 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:

1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

# PRESET J1 15 2 02 J3 10 6 03 J4 9 7 04 CLOCK UP 5 13 BORROW CLOCK DOWN 4 12 CARRY NESET 14 VDD 16 VSS : 8 CD40192B, CD40193B FUNCTIONAL DIAGRAM



9205-2756482

CD40192B, CD40193B TERMINAL ASSIGNMENT

### Applications:

- Up/down difference counting
- Multistage ripple counting
- Synchronous frequency dividers
- A/D and D/A conversion
- Programmable binary or BCD counting




Fig. 1 — CD401928 logic diagram (BCD).




Fig. 2 — CD40193B logic diagram (binary).




Fig. 4 — Internal logic of Flip-flop.

### TRUTH TABLE

CLOCK UP	CLOCK DOWN	PRESET ENABLE	RESET	ACTION
		1	0	COUNT UP
<b>\_</b>	1	1	0	NO COUNT
1 1		1	0	COUNT DOWN
1		1	0	NO COUNT
X	X	0	0	PRESET
X	x	×	1	RESET

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE




Fig. 3 - CD40192B timing diagram.




Fig. 5 — CD40193B timing diagram.




Fig. 6 — Typical output low (sink) current characteristics.

MAXIMUM RATINGS, Absolute-Maximum Value	98:
DC SUPPLY-VOLTAGE RANGE, (VDD)	· · · · · · · · · · · · · · · · · · ·
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -55°C to +100°C	500mW
For TA = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSIST	
FOR TA = FULL PACKAGE-TEMPERATURE F	RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPÉRATURE (DURING SOLDÉRING):	
	from case for 10s max +265°C

### RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C (unless otherwise specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	V <sub>DD</sub>	LIM	UNITS		
	(V)	Min.	Max.		
Supply Voltage Range (For T <sub>A</sub> = Full Temp. Range)	_	3	18	٧	
Paracual Times	5	80	: <b>-</b>		
Removal Time: RESET or PE	10	40	i –	กร	
RESET OF PE	15	30		it is gas in	
Pulse Width:	5	480	_		
RESET	10	300		ns	
RESET	15	260			
	5	240	_		
PE	10	170	<u> </u>	ns	
	15	140	-		
	5	180	_		
CLOCK	10	90		ns	
	15	60	<u> </u>	ł ·	
· Arrivanta de la companya de la com	5		2	<del></del>	
Clock Input Frequency Process	10	DC	4	MHz	
6 (str	15	l	5.5		
	5	_ :	15		
Clock Rise & Fall Time	10		15	μs	
the state of the s	15	:	5		




Fig. 7 — Minimum output low (sink) current characteristics.




Fig. 8 — Typical output high (source) ''C''
current characteristics.




Fig. 9 — Minimum output high (source) \*\*cs-1+3
current characteristics.




Fig. 10 — Timing diagram defining t<sub>rem</sub>.




Fig. 11 — Typical transition time as a function of load capacitance.

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								
	Vo	VIN	V <sub>DD</sub> (V)					+25			UNITS	
	(V)	<b>(</b> )		-55	-40	+85	+125	Min.	Typ.	Max.		
Quiescent Device Current,	_	0,5	5	5	5	150	150	· -	0.04	5	μА	
	_	0,10	10	10	10	300	300		0.04	10		
IDD Max.	<del>-</del>	0,15	15	20	20	600	600	-	0.04	20		
	-	0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	ī	_		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	<del>-</del>		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mΑ	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1,15	-1.6	-3.2	-		
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
TOH WIIII.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	_	0,5	5	0.05			-	0	0.05			
Low-Level, VOL Max.	_	0,10	10	0.05			_	0	0.05			
VOL Wax.	-	0,15	15	0.05			. =	0	0.05			
Output Voltage:	_	0,5	5		4	.95		4.95	5	_	<b>v</b>	
High-Level	_	0,10	10		9.95			9.95	10	-		
VOH Min.	-	0,15	15	14.95			14.95	15	-			
Input Low	0.5, 4.5	. –	5	1.5					-	1.5	_	
Voltage,	1, 9	_	10	3				<del>.</del>		3		
VIL Max.	1.5,13.5	_	15	4			-	_	4	٠,,		
Input High Voltage, VIH Min.	0.5, 4.5	-	5	3.5			3.5	_	-	. V		
	1, 9		.10	7			. 7		-			
	1,5,13.5	-	15	11			11	-	_			
Input Current IIN Max.	-	0,18	18	±0.1 ±0.1 ±1 ±1			-	±10-5	±0.1	μΑ		




Fig. 12 — Typical propagation delay time as a function of load capacitance.





Fig. 13 - Dynamic power dissipation.



Dimensions and pad layout for the CD40192BH (dimensions and pad layout for the CD40193BH are identical).

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \, \text{inch})$ .

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C Input t $_r$ , t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k $\Omega$

CHARACTERISTIC				LIMITS		
	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS	
Propagation Delay Time tpHL, tpLH:		5		250	500	
CLOCK UP or CLOCK DOWN to Q, RESET to Q	10	–	120	240	ns	
		15	_	90	180	
	•	5	-	200	400	
PE to Q		10	-	100	200	กร
		15 5	_	70	140	
01.004.10				160	320	
CLOCK UP to CARRY, CLOCK DOWN to BORR	OW	10 15	- -	80	160	ns
	·			60	120	
RESET or PE to BORROW or CARRY	5	-	300	600		
RESET OF PE TO BURNOW OF CARRY	10 15	-	150	300	ns	
			-	110	220	
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>	5 10	-	100 50	200		
Transition Time, CTHL, CTLH		15		40	100 80	ns
		5		40	80	
Min. Removal Time, t <sub>rem</sub> * RESET or PE		10	_	20	40	ns
rem 112021 of 7		15	<b>-</b> .	15	30	"
<del>t de la composition della composition della composition della composition della composition della composition della com</del>	: .	5	l _	240	480	· · · · ·
Min. Pulse Width, tw RESET		10		150	300	ns
		15	-	130	260	
		5		120	240	
PE		10	_	85	170	ns
		15		70	140	<u>.</u>
		5	_	90	180	
CLOCK		10	<b>-</b> .	45	90	ns
	1	15	_	30	60	ļ
	V Last 2	5 10	2	4	-	l Defects is a
Max. Clock Input Frequency, f <sub>CL</sub>	CL (1)		4	8	-	MHz
· · · · · · · · · · · · · · · · · · ·	1.1		5.5	1.1		
Clock Pice & Fall Time	,	5	-	-	15	
Clock Rise & Fall Time, t <sub>r</sub> , t <sub>f</sub>	1.4	10 15	-		15 5	μs
Input Capacitance, C <sub>IN</sub> :			· · · · · ·		┝╼	-
RESET SALE		_	l _	10	15	рF
All Other Inputs	194 194 194			5	7.5	pF
7 iii O iii o iii puta				7.5	L pr	

<sup>\*</sup> The time required for RESET or PRESET ENABLE control to be removed before clocking (see timing diagram, Fig. 10.




Fig. 14 - Dynamic power dissipation test circuit.




Fig. 15 - Quiescent-device-current test circuit.




Fig. 16 - Input-voltage test circuit.




Fig. 17 - Input current test circuit.




Fig. 18 - Cascaded counter packages.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated