

Data sheet acquired from Harris Semiconductor SCHS038A – Revised March 2002

CMOS 4-Stage Parallel In/Parallel Out Shift Register

with J-K Serial Inputs and True/Complement Outputs

High-Voltage Types (20-Volt Rating)

CD4035B is a four-stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low).

Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high.

In the parallel or serial mode information is transferred on positive clock transitions.

When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. The TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK-signal.

JK input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence-generation applications. With JK inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.

The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

Features:


- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Buffered inputs and outputs
- High speed 12 MHz (typ.) at V_{DD} = 10 V
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"

Applications:

- Counters, Registers
 Arithmetic-unit registers
 Shift-left shift right registers
 Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- **■** Control circuits
- Code conversion

FIRST STAGE TRUTH TABLE

	tn-1(INPUTS)				tn (OUTPUTS)			
CL	7	K	æ	Q _{n-1}	Qn			
	٥	x	0	0	0			
	1	x	0	0	I			
	x	0	0	ı	0			
	-	0	0	Q _{n-1}	Qn-1 MODE			
	×	-	0	-	1			
	×	×	0	Q _{n-1}	Q _{n-l}			
х	×	х	-	x	0			



CD4035B Types




Fig. 1 — Typical output low (sink) current characteristics.





Fig. 2 — Minimum output low (sink)

current characteristics.

Fig. 3 — Typical output high (source) current characteristics.






Fig. 4 — Logic diagram.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}		LII	UNITS		
		(V)	MIN.	MAX.	0	
Supply-Voltage Range (For T _A = Full Package-Temperature Range)			3	18	V	
Data Setup Time, t _S : J/K Lines		5 10 15	220 80 60	- -	ns	
Parallel-In Lines		5 10 15	140 50 40	-	ns	
Clock Pulse Width, t _W		5 10 15	200 90 60	_ 	ns	
Clock Input Frequency, fCL		5 10 15	dc	2 6 8	MHz	
Clock Rise or Fall Time, t _r CL, t _f CL:		5 10 15	-	15 15 15	μs	
Reset Pulse Width, t _W		5 10 15	250 110 80		ns	




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical transition time as a function of load capacitance.




Fig. 7 — Typical propagation delay times as a function of load capacitance (Q output).




Fig. 8 — Typical maximum clock input frequency as a function of supply voltage.

CD4035B Types

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							U N I F
	v _o	VIN	v_{DD}							S	
	(Ÿ)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Ouisessa	_	0,5	5	5	5	150	150	_	0.04	5	
Device		0,10	10	10	10	300	300	_	0.04	10	lцА
Current,		0,15	15	20	20	600	600	-	0.04	20	
Duiescent Device Current, IDD Max. Dutput Low (Sink) Current IOL Min. Dutput High (Source) Current, IOH Min. Dutput Voltage Low-Level, VOL Max. Dutput Voltage: High-Level, VOH Min. Input Low Voltage VIL Max. Input High Voltage, VIH Min.		0,20	20	100	100	3000	3000	_	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1,1	0.9	1.3	2.6	_	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	m
	2.5	0,5	5	-2	1.8°	-1.3	-1.15	-1.6	- 3.2	_	
45.1	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
OH WILL	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	-	
Outout Voltage	-	0,5	5		0.	.05	_	0	0.05		
Low-Level,		0,10	10		0.	– .	0	0.05			
VOL Max.		0,15	15		0.	.05		0	0.05	١,	
Output		0,5	- 5	-	4.	95	4.95	5			
		0,10	10		9.	.95	9.95	10			
		0,15	15		14.	.95		14.95	15	-	
land Law	0.5,4.5		5					-	1.5		
	1,9		10			3		-	-	3	
VIL Max.	1.5,13.5		15			4			-	4	١,
Innut High	0,5,4.5		5	-	3	3.5	3.5	-			
Voltage,	1,9	-	10	7				7	-	_	
VIH Min.	1.5,13.5		15			11		11		0. Max. 04 5 04 10 04 20 08 100 1 0.6 0.8 0.05 0 0.05 0 0.05 5 10 15 15 4	
Input Current		0,18	18	±0.1	±0.1	±1	±1		±10-5	±0.1	Ļ




Fig. 9 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 10 - Dynamic power dissipation test circuit.




Fig. 11 - Quiescent-device current test circuit.




Fig. 12 - Input-voltage test circuit.




Fig. 13 - Input-current test circuit.





Fig. 14 — Shift left/shift right register.

CD4035B Types



Using Couleur's Technique (BIDEC)^A, a binary number (most significant bit, MSB) first is shifted and processed, such that the BCD equivalent is obtained when the last binary bit is clocked into the register. The CD4035B, with the correct conversion logic, can also be used as a BCD-to-binary converter.

Fig. 15 - BIDEC logic.




Fig. 16(a) — Double sequence generator.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$, Input t_f , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

		_				
	TEST CONDITIONS					
CHARACTERISTICS		V _{DD} (V)	Min.	Тур.	Max.	UNITS
CLOCKED OPERATION						
Propagation Delay Time:		5	_	250	500	
tPHL, tPLH		10	_	100	200	ns
		15	_	75	150	
Transition Time:		5	_	100	200	
tTHL, tTLH		10	_	50	100	ns
	<u> </u>	15	_	40	80	
		5		100	200	
Minimum Clock Pulse Width, t _W		10		45	90	ns
	ļ	15		30	60	
Clock Rise or Fall Time, t _F CL, t _f CL*		5,10, 15	_	_	15	μs
		5	_	110	220	ns
Minimum Setup Time: J/K Lines		10	_	40	80	
JAN EINES		15	_	30	60	
		5		70	140	
Parallel-In-Lines		10	_	25	50	กร
		15	-	20	40	
		- 5	2	4		
Maximum Clock Frequency, f _{CL}		10	6	12	_ *	MHz
		15	8	16	-	
Input Capacitance, CIN	Any	Input	-	5	7.5	pF
RESET OPERATION					10.8	
Propagation Delay Time:		5	_	230	460	
		10		100	200	ns
^t PHL ^{, t} PLH		15	_	80	160	
		5	_	125	250	
Minimum Reset Pulse Width, tw		10	-	55	110	ns
		15	_	40	40	

^{*}If more than one unit is cascaded t.CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Control #	E =	Ð		. **	1		1				
	Q ₁	Q2	Q3	Q4		Q,	02	Q3	04		
	Ä	8	C	D	l	A	В	C	D		
0	0	0	0	0 '	15	1	11	11	1		
1	1	0	0	0	14	ò	1	1 1	1		
2	0	1	0	0	13	1	0	1	1		
5	1	0	1	0	10	0	1	0	1 .		
10	0	1	0	1 .	5	1	0	1	0		
. 4	0	0	1	0	11	1	1	0	1		
9	1	٥	0	1	6	0	1	1	Ó		
3	1	1	0	0	12	0	0	1	1		
6	0	1	1	0	9	1	0	0	1		
13	1	0	1	1	2	0	1	Ō	Ó		
11	1	1	0	1	4	٥	0	1	Ö		
7	1	1	1	0	8	0	O	0	1		
14	0	1	1	1	1	1	o	0	0		
12	0	0	1	1	3	1	1	o	ō		
8	0	0	0	1	l 7	1	1	1	ŏ		

Using a control line (E) two different state sequences can be generated. For example, suppose the following two sequences are desired on command (control line E)

Fig. 16(b) - State sequences.

[≜] The basic rule is: If a 4 or less is in a decade, shift with the next clock pulse; if a 5 or greater is in a decade, add 3 and then shift at the next clock pulse. For more information refer to "IRE TRANSACTIONS ON ELECTRONIC COMPUTERS", Dec. 1958, Pages 313—316.

CD4035B Types





Fig. 17 - Binary-to-BCD converter.



Dimensions and pad layout for CD40358H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated