## DATA SHEET



# MOS INTEGRATED CIRCUIT $\mu PD72103A$

## **HDLC CONTROLLER**

#### **DESCRIPTION**

The  $\mu$ PD72103A HDLCC (High-Level Data Link Control Procedure Controller) is a communication control LSI which supports HDLC.

Since the HDLCC has an on-chip DMA (Direct Memory Access) function, the host system can perform serial communication by HDLC frame easily by providing commands and data on memory.

The details of functions are described in the following user's manual. Be sure to read this manual before designing.

 $\mu$ PD72103A User's Manual : S10766E

#### **FEATURES**

- · HDLC frame control
- · Address field recognition function: 1 byte/2 bytes
- Full duplex communication:  $\times$  1 channel
- Baud rate: 8 Mbps max. (2 Mbps max. when DPLL is used) Note
- · Maximum transmit/receive data length: 16 Kbytes
- · Level 2 header and I field or level 2 and 3 headers and user data can be separated on external memory
- · Various statistical information
- · DPLL (Digital Phase-Locked Loop) function
- On-chip DMA controller: 8/16 bits data, 24 bits address
- General-purpose input/output pins : Input pin  $\times$  2

Output pin × 2

- On-chip transmission control function (LAP-D mode)
- · Data format : NRZ, NRZI decode/encode
- · Command chain function
- FCS (Frame Check Sequence): 16 bits/32 bits
- System clock : 1 MHz to 16 MHz
- CMOS
- 5-V single power supply

**Note** Transfer rate is restricted depending on the system clock frequency and operating environment. For details, refer to **5. CAUTIONS ON OVERRUN ERRORS**.

The information in this document is subject to change without notice.




#### ORDERING INFORMATION

Part Number	Package		
μPD72103AGC-3B9	80-pin plastic QFP (14 × 14 mm)		
$\mu$ PD72103ALP	68-pin plastic QFJ (950 $ imes$ 950 mil)		

## **BLOCK DIAGRAM**

Numbers next to the pin names are the pin numbers on the  $\mu$ PD72103AGC-3B9 (80-pin plastic QFP).





## INTERNAL BLOCK FUNCTION

Name	Function
Bus interface	μPD72103A and external memory or external host processor interface.
Internal controller	Controls HDLC framing, including the DMAC, transmitter, and receiver.
DMAC (Direct Memory Access Controller)	Controls transfer of data on external memory to internal controller and transmitter or controls writing of internal controller and receiver data to external memory.
Tx FIFO	32-byte buffer used when sending transmit data from DMAC to transmitter.
Rx FIFO	128-byte buffer used when sending receive data from receiver to DMAC.
Transmitter	Converts contents of Tx FIFO to HDLC frame and transmits it as serial data.
Receiver	Receives HDLC frame and writes the data to Rx FIFO.
Internal bus	Bus which connects the internal controller, DMAC, FIFO, serial block, and bus interface. It consists of an 24-bit address bus and 8/16-bit data bus.



#### PIN CONFIGURATIONS (TOP VIEW)

80-Pin Plastic QFP (14 × 14 mm)  $\mu$ PD72103AGC-3B9 NC CLRIMT 9999999999 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 NC O 60 ►O D1 HLDRO O **→**○ D0 59 HLDAK O ►O A23D15 58 READY O 57 **→**○ A22D14 ASTB O-►O A21D13 56 AEN ○ 55 -O NC NC O ►O A20D12 CRQ O 53 **≻**○ A19D11 GI1 O 52 ►O A18D10 GO1 0-NC 0-GO2 0--O NC -O NC 10 51 50 12 49 →O A17D9 RxC O ►O A16D8 13 48 RxD O 14 47 **→**○ A15 NC O 15 46 **-**○ A14 TxC 🗠

16

17

18


19

TxD ○

GI2 O− GO3 O**<** 

NC O

68-Pin Plastic QFJ (950  $\times$  950 mil)  $\mu$ PD72103ALP



21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

999999999999

45

44

43

**→**○ A13

**→**○ A12

**→**○ A11

►O A10

O NC



## **CONTENTS**

1.	PIN	IS	6
	1.1	Pin Functions	ε
	1.2	Pin Status after Reset	10
2.	INT	ERNAL REGISTERS	11
	2.1	Control Register	11
	2.2	Internal Status Register	12
	2.3	Writing MSET Command to Internal FIFO	13
3.	DM.	IAC (DIRECT MEMORY ACCESS CONTROLLER) FUNCTIONS	14
	3.1	Block Transfers	14
	3.2	Programmable Wait	14
	3.3	Basic DMA Timing	15
	3.4	Address/Data Multiplexing	17
4.	SEF	RIAL TIMINGS	19
	4.1	Transmission Timing	19
	4.2	Reception Timing	19
	4.3	Transmission Control Function (LAP-D MODE)	19
5.	CAI	UTIONS ON OVERRUN ERRORS	21
6.	ELE	ECTRICAL SPECIFICATIONS	24
7.	SYS	STEM CONFIGURATION EXAMPLE	35
8.	PAC	CKAGE DRAWINGS	37
۵	BE(	COMMENDED SOI DERING CONDITIONS	30



## 1. PINS

## 1.1 Pin Functions

Pin	No.			0 -45	
80-Pin QFP	68-Pin QFJ	Pin Name	I/O	Active Level	Function
1, 7, 11, 15, 20, 21, 29, 40, 41, 50, 51, 55, 61, 69, 80	1, 5, 35	NC (No Connection)		_	Leave open.
2	61	HLDRQ (Hold Request)	0	Н	Hold request signal to external host processor. This signal is activated to change from bus slave to bus master when DMA operation is to be performed in $\mu$ PD72103A.
3	62	HLDAK (Hold Acknowledge)		Н	Hold acknowledge signal from external host processor.  When µPD72103A detects that this signal is active, it changes from bus slave to bus master, and starts DMA operation.
4	63	READY (Ready)	ı	н	Input signal used to extend MRD & MWR signal width.  While READY signal is low, MRD & MWR signals maintain low level.  READY signal should be changed at setup/hold times within specification.
5	64	ASTB (Address Strobe)	0	Н	Used to externally latch address output from $\mu$ PD72103A.
6	65	AEN (Address Enable)	0	Н	When bus master, this signal enables latched upper address and outputs it to system address bus.  Also used to disable other system bus drivers.
8	66	CRQ (Command Request)	I	Н	Signal by which external host processor requests μPD72103A to execute command. μPD72103A fetches command in external memory on rising edge of this signal.
9	67	GI1	I	_	General-purpose input pin. Issues "general-purpose input pin change detection LSW" Note 1 when change of input level is detected.
10	68	GO1	0	_	General-purpose output pin. Output level is changed when "general-purpose output pin write LCW" Note 2 is executed.

Notes 1. LSW: Link Status Word
2. LCW: Link Command Word



Pin	No.			0 -4:		
80-Pin QFP	68-Pin QFJ	Pin Name	I/O	Active Level	Function	
12	2	GO2	0	_	General-purpose output pin. Output level is changed when "general-purpose output pin write LCW" is executed.	
13	3	RxC (Receive Clock)	ı	_	In on-chip DPLL mode: $\mu$ PD72103A on-chip DPLL transmit/receive clock input.	
					In external DPLL mode: Receive clock input.	
14	4	RxD (Receive Data)	ļ	_	Serial receive data input.	
16	6	TxC (Transmit Clock)	I/O	_	In on-chip DPLL mode: Outputs clock obtained by division-by-16 of $\overline{\text{RxC}}$ pin input signal created in $\mu$ PD72103A.	
					In external DPLL mode: Inputs transmit clock from off-chip.	
17	7	TxD (Transmit Data)	0	_	Serial transmit data output.	
18	8	GI2	ı	L	In LAP-D mode: Enable signal for frame transmission from outside.	
					When not in LAP-D mode:  General-purpose input. When a change in the input level is detected, a "general-purpose input change detection LSW" is reported.	
19	9	GO3	0	L	In LAP-D mode:  Request signal for frame transmission to outside.	
					When not in LAP-D mode: This pin does not function. Leave open.	
22	10	RESET (Reset)	I	L	Performs internal initialization of $\mu$ PD72103A. 7 or more CLK clock cycles are required. After reset, bus slave mode is set.	
23	11	IC (Internally Connected)	_	_	No connection should be made to this pin.	
24	12	B/W (Byte/Word)	I	L/H	Specifies data bus for access to external memory.  \$\overline{B}/W = 0\$: byte unit (8 bits)  \$\overline{B}/W = 1\$: word unit (16 bits)  After powering on, \$\overline{B}/W\$ pin status should be fixed.  In a word access, lower half of data bus comprises even address data contents.	
25	13	TEST (Test)	ļ	_	Should be pulled high during operation.	



Pin	No.			A 11			
80-Pin QFP	68-Pin QFJ	Pin Name	I/O	Active Level	Function		
26	14	CLK (Clock)	ı	_	System clock input 1	MHz to 16 MHz clock should be input.	
27, 28, 74	15, 16, 55	GND	<u> </u>	_	Ground pin.		
30, 31	17, 18	A0, A1	I/O 3-state	_	Bidirectional 3-state address lines	When bus master : (output) Output low-order 2 bits of memory access address.	
						When bus slave : (input) Input address when external host processor accesses µPD72103A in- ternal register.	
32 to 39, 42 to 47	19 to 32	A2 to A15	O 3-state	_	When bus master : Output bits 2 to 15	of memory address.	
					When bus slave : High impedance.		
48, 49, 52 to 54, 56 to 58	33, 34 36 to 41	A16D8 to A23D15	I/O 3-state	_	Bidirectional 3-state address/data bus.  Multiplex pins for 16 to 23 bits of high-order of address and 8 to 15 bits of high-order of data.		
59, 60 62 to 67	42 to 49	D0 to D7	I/O 3-state	_	Bidirectional 3-state data bus	When bus master:  Output when write to external memory performed. Input when read is performed.	
						When bus slave: Usually high impedance. Output internal register data when external host processor reads μPD72103A internal data.	
68, 70	50, 51	V <sub>DD</sub>		_	+5 power supply.		
71	52	CS (Chip Select)	I	L	When bus master: Set to disabled state.  When bus slave: When low-level, read/write operation from host processor is possible.		
72	53	IORD (I/O Read)	ı	L	Used to enable external host processor to read contents of $\mu$ PD72103A internal register.  When bus master: Set to disabled state.		
73	54	IOWR (I/O Write)	ı	L	Used to enable exte μPD72103A internal r When bus master : So	-	



Pin	No.						
80-Pin QFP	68-Pin QFJ	Pin Name	I/O	Active Level	Function		
75	56	MRD (Memory Read)	O 3-state	L	When bus master: When low-level, external memory data is read.		
					When bus slave: High impedance.		
76	57	MWR (Memory Write)	O 3-state	L	When bus master: When low-level, data is written to external memory.		
					When bus slave: High impedance		
77	58	UBE (Upper Byte Enable)	I/O 3-state	L/H	When bus master: Signal output from this pin depends on B/W pin input value.  • Byte transfer mode (B/W = 0)  UBE is always high impedance.  • Word transfer mode (B/W = 1) Indicates whether valid data is on pins D0 to D7 or pins A16D8 to A23D15 (or both).  UBE A0 D0 to D7 A16D8 to A23D15  0 0 √ √ √ 0 1 - √ 1 0 √ - 1 1 - −		
					When bus slave:  UBE is input, and indicates whether valid data is on pins D0 to D7 or pins A16D8 to A23D15.		
					UBE         A0         D0 to D7         A16D8 to A23D15           0         0         √         -           0         1         -         √           1         0         √         -           1         1         √         -		
78	59	INT (Interrupt)	0	Н	Interrupt signal from $\mu$ PD72103A to external host processor.		
79	60	CLRINT (Clear interrupt)	I	Н	Signal which deactivates INT signal output by $\mu$ PD72103A. $\mu$ PD72103A drives INT signal low on rising edge of this signal.		



## 1.2 Pin Status after Reset

When a  $\mu$ PD72103A reset is performed, the output pin and input/output pin statuses are as shown below. As the reset signal is latched by the CLK signal, 4 CLK clocks are required until the status shown under "During Reset" in the table below is attained.

Pin	No.			During Reset
80-Pin QFP	68-Pin QFJ	Pin Name	I/O	(This state continues after reset)
12	2	GO2	0	Н
16	6	TxC	1/0	Hi-Z
17	7	TxD	0	н
19	9	GO3	0	Н
30, 31	17, 18	A0, A1	I/O 3-state	Hi-Z
32 to 39 42 to 47	19 to 26, 27 to 32	A2 to A15	O 3-state	Hi-Z
48, 49, 52 to 54, 56 to 58	33, 34, 36 to 41	A16/D8 to A23/D15	I/O 3-state	Hi-Z
59, 60, 62 to 67	42 to 49	D0 to D7	I/O 3-state	Hi-Z
75	56	MRD	O 3-state	Hi-Z
76	57	MWR	O 3-state	Hi-Z
77	58	ÜBE	I/O 3-state	Hi-Z
78	59	INT	0	L
2	61	HLDRQ	0	L
5	64	ASTB	0	L
6	65	AEN	0	L
10	68	GO1	0	Н



#### 2. INTERNAL REGISTERS

The  $\mu$ PD72103A has 4 internal registers. These registers are controlled by 6 pins:  $\overline{IORD}$ ,  $\overline{$ 

**Table 2-1** shows the internal register map (for  $\overline{\text{UBE}}$ , see the  $\overline{\text{UBE}}$  entry in "Pin Functions").

Table 2-1. I/O Port Map

cs	IORD	ĪOWR	A1	AO	Internal Register	Function
1	×	×	×	×	_	Does not function
0	1	0	0	0	Control register	Write
0	0	1	0	0	Internal status register	Read
0	1	0	0	1	Internal FIFO active register	When 5 is written to this register, MSET commandNote can be written to internal FIFO.
0	1	0	1	0	_	Setting prohibited
0	1	0	1	1	Internal FIFO register	Writes MSET command to internal FIFO.
0	0	1	1	1		Setting prohibited


×: don't care

**Note** The MSET command is a memory area setting command. It determines the host interface (memory space used) between the host processor and the  $\mu$ PD72103A. For details, see **the User's Manual** (**S10766E**).

## 2.1 Control Register

The control register is used when the host processor accesses the  $\mu$ PD72103A.

Figure 2-1. Control Register



Caution 0 must be written to bit 2, 4, 5, 6 and 7.



Table 2-2. Control Register

Bit Name	Name	Function
CCRQ	Control Command Request	When 1 is written to this bit, a command is executed. This operation is the same as command execution by means of the CRQ pin. It does not matter to the host processor which is selected. This bit is automatically cleared to 0 internally, and therefore the host processor does not have to write 0 to this bit after writing 1 to it.
CRST	Control Reset	When 1 is written to this bit, an internal reset of the $\mu PD72103A$ is performed automatically. This reset is the same as a reset performed by means of the RESET pin. This bit is automatically cleared to 0 internally, and therefore the host processor does not have to write 0 to this bit after writing 1 to it.
CCLRINT	Control Clear INT	When 1 is written to this bit, the INT pin is reset automatically. This function is the same as resetting the INT pin by means of the CLRINT pin. It does not matter to the host processor which is selected. This bit is automatically cleared to 0 internally, and therefore the host processor does not have to write 0 to this bit after writing 1 to it.

## 2.2 Internal Status Register

The internal status register is used to indicate the internal status of the  $\mu PD72103A$ .

7 6 5 4 3 2 1 0

X X X X X X FRDY

INTS

CRQURDY

Figure 2-2. Internal Status Register

Table 2-3. Internal Status Register

 $\times$  : don't care

Bit Name	Name	Function
FRDY	FIFO Ready	When the MSET command is written to the internal FIFO, this bit is referenced. If this bit is 0 the write can be performed. If this bit is 1 it is necessary to wait until it becomes 0 before writing to the FIFO. This bit is 0 immediately after RESET.
INTS	INT Status	The same signal as the INT pin. The host processor can ascertain the status report timing from the $\mu$ PD72103A by polling this bit as well as by means of an interrupt via the INT pin. This bit is 0 immediately after RESET.
CRQURDY	Command Request Unready	After an MSET command is issued, this bit is set to 0 and the next command should be issued after the elapse of 10 ms (in case of 8 MHz system clock). This bit is 0 immediately after RESET.



## 2.3 Writing MSET Command to Internal FIFO

Only an MSET command can be written to the internal FIFO in the  $\mu$ PD72103A immediately after a reset. This command should be written the following procedure in the flowchart below.

Start Read status register FRDY No FRDY = 0 Yes Write 5 to port 1address Write 1 MSET command data byte to port 3 address Read status register FRDY MEST Command is written byte by byte from the LCW(0) in this routine. No FRDY = 0 Yes Entire MSET command written? Yes CRQ release Note Read status register CRQURDY Bit CRQURDY = 0 Yes 10 ms wait

Figure 2-3. Flowchart for Writing MSET Command to Internal FIFO

★ Note Pulse input to CRQ pin, or set 1 to CCRQ bit in command reigster

End



#### 3. DMAC (DIRECT MEMORY ACCESS CONTROLLER) FUNCTIONS

When the  $\mu$ PD72103A is the bus master, it can perform reading of commands and transmit data in external memory and writing of the internal status and receive data to external memory by means of the on-chip DMAC.

The DMA address is 24 bits in length, and data is selected by means of the  $\overline{B}/W$  pin so that either 8-bit or 16-bit memory can be handled.

#### 3.1 Block Transfers

For the transfer of long data, the  $\mu$ PD72103A uses DMA with the data divided into 4-byte blocks. The HLDRQ pin is activated (driven high) once for a one block DMA. The basic DMA bus cycle is 4 clock cycles. One byte (8 bits) or 2 bytes (16 bits) can be transferred in one such bus cycle. When 4 bytes are transferred as a block, 4 bus cycles are needed in byte transfer mode. In word transfer mode, the number of cycles depends on the address. In the case of 4 bytes from an odd address, 3 bus cycles are required, while only 2 bus cycles are required from an even address.

The basic clock of one bus cycle is shown in Figure 3-1.

Figure 3-1. Basic Clock of One Bus Cycle in Block Transfer

#### 3.2 Programmable Wait

In a  $\mu$ PD72103A DMA, there are basically 4 clock cycles in one bus cycle, and in this case  $\overline{\text{MRD}}$  and  $\overline{\text{MWR}}$  are 2 clock cycles in width. There are two methods for memory for which this 2 clock cycle width is insufficient. The first is a programmable wait function whereby the  $\mu$ PD72103A increases the active width by automatically inserting wait cycles in  $\overline{\text{MRD}}$  and  $\overline{\text{MWR}}$  internally. The programmable wait value can be set by means of "operating mode setting LCW" DMAW. **Figure 3-2** shows an example in which programmable waits = 2.

The other method is to extend the width of  $\overline{\text{MRD}}$  and  $\overline{\text{MWR}}$  by driving the READY signal low. This method is effective for setting a longer wait than the set value of DMAW.





Figure 3-2. Example with Programmable Waits = 2



## 3.3 Basic DMA Timing

Figure 3-3. Memory Write Timing

## (1) When $\overline{B}/W$ is 0



## (2) When $\overline{B}/W$ is 1








Figure 3-4. Memory Read Timing

## (1) When $\overline{B}/W$ is 0



## (2) When $\overline{B}/W$ is 1





## 3.4 Address/Data Multiplexing

The 24 address pins and 16 data pins are multiplexed as shown below.

Pins	Address	Data
A0 to A15	0 to 15	
A16D8 to A23D15	16 to 23	8 to 15
D0 to D7		0 to 7


The purpose of this multiplexing is to reduce external address latching.

When external memory is configured in byte mode ( $\overline{B}/W=0$ ), external address latching is not necessary. When memory is configured in word mode ( $\overline{B}/W=1$ ), external address latching is not necessary if the memory capacity is 64K bytes or less (the number of address pins needed is 16 or fewer). If the memory is larger than 64K bytes, an external address latch is required for pins A16D8 to A23D15.

To make this kind of external circuit possible, the operation of pins A16D8 to A23D15 on which addresses and data are multiplexed depends on the input value of the  $\overline{B}/W$  pin.

Figure 3-5. Byte Mode  $(\overline{B}/W = 0)$ 

## (1) Memory Read



## (2) Memory Write








Figure 3-6. Word Mode  $(\overline{B}/W = 1)$ 

## (1) Memory Read



## (2) Memory Write






#### 4. SERIAL TIMINGS

## 4.1 Transmission Timing


Transmit data from the TxD pin is output as one bit from the fall of  $\overline{\text{TxC}}$  to the next fall of  $\overline{\text{TxC}}$ .



**Remark** The  $\overline{TxC}$  pin is an output pin when DPLL is used, and an input pin when DPLL is not used.

## 4.2 Reception Timing

Receive data from the RxD pin is sampled on the rise of  $\overline{RxC}$ .



## 4.3 Transmission Control Function (LAP-D MODE)

When the LAP-D mode is selected, the  $\overline{GO3}$  pin is used for the frame transmission request signal and the  $\overline{GI2}$  pin is used for the frame transmission enable signal. The operation of the  $\overline{GI2}$  and  $\overline{GO3}$  pins in the LAP-D mode is shown below.


GO3 pin	When a transmit command is fetched and transmit data is written into the TxFIFO, the $\mu$ PD72103A drives this pin low and issues a transmission request to the external circuitry. When the $\overline{\text{Gl2}}$ pin is driven low by the external circuitry, the $\mu$ PD72103A starts frame transmission, and drives this pin high after the end flag is transmitted.
GI2 pin	When the $\overline{\text{GO3}}$ pin is driven low, the $\mu$ PD72103A samples this pin, and if it is low, starts frame transmission. When this pin is driven high by the external circuitry during frame transmission, the $\mu$ PD72103A suspends frame transmission and sets the TxD pin to the status set by TFIL.

The operation timing of the  $\overline{\text{GI2}}$  and  $\overline{\text{GO3}}$  pins is shown in **Figure 4-1**.




Figure 4-1. Pin GI2/GO3 Operation Timing (in DPLL Mode)


## (a) Frame transmission operation



## (b) Frame transmission abort operation



## (c) Frame transmission completion operation





#### 5. CAUTIONS ON OVERRUN ERRORS

When  $\mu$ PD72103A reception processing is performed, time is taken in performing receive DMA processing for the reasons given below, and during this period there may be an overrun of received frames, with frames being discarded internally.

The main causes of overrun are described below.

#### [Causes]

## a. Address search processing

If AUTO  $\neq$  00H is set and address identification is performed, there is a long interval between frame reception and receive DMA initiation, and an overrun error may occur. With receive DMA, the address table set by AFST and the receive address field are compared sequentially, and the receive DMA is initiated after they match. Therefore, the nearer the matching address is to the end of the address table, the greater the probability of an overrun error occurring.

#### b. Status report processing

While a status report is being executed, DMA transfer initiation processing for the received data (receive buffer address setting for the internal DMAC and receive DMA channel initiation) is disabled. Consequently, if the status report execution timing and frame reception initiation timing coincide, the receive DMA does not start until the status report processing ends. As a result, data accumulates in the receive FIFO, and in some cases 128 bytes of data or more may be received, causing an overrun.

#### c. Reception end interrupt servicing

During frame reception end processing, the reception interrupt generated by the next frame is masked, and therefore data received during this time is accumulated in the receive FIFO, and eventually causes an overrun.

#### d. Receive buffer chain processing

If the receive buffer is small, the high the transfer speed compared with the time taken to initiate a receive buffer DMA, the greater the amount of data that will be left in the receive FIFO, eventually resulting in an overrun error. Especially in a short frame reception, the reception start processing of packets is immediately followed by the reception complete processing. Thus, the processing time takes longer than the normal frame reception and the next frame to be received has highly possibility for overrun errors.

The following measures should be taken to prevent overrun errors.

## [Preventive measures]

- · Reduce the transfer rate
- · Perform retransmission processing by means of the higher-layer software
- Increase the system clock rate (MAX. 16 MHz)
- · Increase the reception interval
- · When using the receive buffer chain, increase the receive buffer size as large as possible.

## (1) and (2) show data relating to overrun error causes.

The receive DMA processing disabled time for each cause depends on the set parameters, etc.



## (1) Receive DMA processing disabled time for each setting with causes a, b and c

Cause	Condition	Set Value & Receive DMA Processing Item	Disabled Time [μs]
а	1	AUTO = 00H, STBC = 0	Approx. 16
	2	AUTO = 00H, STBC = 4	Approx. 27
	3	AUTO = 00H, STBC = 8	Approx. 38
	4	AUTO = 01H, STBC = 4, BC = 3 of AFST	Approx. 27
	5	AUTO = 01H, STBC = 4, BC = 12 of AFST	Approx. 40
	6	AUTO = 01H, STBC = 8, BC = 3 of AFST	Approx. 39
	7	AUTO = 01H, STBC = 8, BC = 12 of AFST	Approx. 52
b	1	When there is no status report	Approx. 17
	2	When there is an SIAK status report	Approx. 70
	3	When there is an SIAF status report	Approx. 31
С	1	When STBC = 0 and there is no receive buffer chain	Approx. 65
	2	When STBC = 4 and there is no receive buffer chain	Approx. 70
	3	When STBC = 8 and there is no receive buffer chain	Approx. 81
	4	When there is a receive buffer chain in conditions c1 to c3 (number of receive buffers used = N)	(Condition c1 to c3) + approx. 13 μs × N

Remarks 1. As regards the MDAK and GPAE statuses, the time is virtually the same as for condition b1.

- 2. The above data assumes the use of 16 MHz system clock.
- 3. Transmit operations are not affected.



(2) Upper limit of transfer rate at which overrun error does not occur in case of multiplicity of causes a, b and c

Cause			Upper limit of transfer rate at which
а	b	С	overrun error is not caused [Mbps]
1	1	1	8.0
	2		6.8
	3		8.0
2	1	2	8.0
	2		6.1
	3		7.9
4	1		8.0
	2		6.1
	3		7.9
5	1		8.0
	2		5.6
	3		7.2
3	1	3	7.5
	2		5.4
	3		6.8
6	1		7.4
	2		5.4
	3		6.7
7	1		6.8
	2		5.0
	3		6.2

**Remark** The above data assumes the use of 16 MHz system clock and HLDRQ response time of 1  $\mu$ s.



## 6. ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS ( $T_A = +25$ °C)

Parameter	Symbol	Test Conditions	Rating	Unit
Power supply voltage	$V_{DD}$		-0.5 to +7.0	٧
Input voltage	Vı		-0.5 to Vpp + 0.3	٧
Output voltage	Vo		-0.5 to V <sub>DD</sub> + 0.3	٧
Ambient frequency temperature	Та		-40 to +85	°C
Storage temperature	T <sub>stg</sub>		-40 to +125	°C

Caution If any of the above parameters exceeds the absolute maximum ratings, even momentarily, device reliability may be imposed. The absolute maximum ratings are values that may physically damage the product. Be sure to use the product within the ratings.

## DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 5 V $\pm 10$ %)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
	VILC	CLK pin	-0.5		+0.8	٧
Input voltage low	VILR	RxC pin (in DPLL Mode)	-0.5		+0.4	V
	VIL	Other pins	-0.5		+0.8	V
	VIHC	CLK, TEST pins	+3.3		V <sub>DD</sub> + 0.3	V
Input voltage high	Vihr	RxC pin (in DPLL Mode)	+3.3		V <sub>DD</sub> + 0.3	٧
	ViH	Other pins	+2.2		V <sub>DD</sub> + 0.3	٧
Output voltage low	Vol	loL = 2.5 mA			+0.4	٧
Output voltage high	Vон	Іон = -400 μΑ	$0.7 \times V_{DD}$			V
Supply current	IDD	Operating		25	50	mA
Input leakage current	Iш	0 V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>			±10	μΑ
Output leakage current	lьо	0 V ≤ Vout ≤ Vdd			±10	μΑ

## CAPACITANCE ( $T_A = +25^{\circ}C$ , $V_{DD} = 0 V$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı		_	8	15	pF
Output capacitance	Со	fc = 1 MHz	_	8	15	pF
Input/output capacitance	Cıo		_	8	20	pF




## AC CHARACTERISTICS (Ta = -40 to +85°C, Vdd = 5 V $\pm 10$ %)

## Bus Master (1)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Clock cycle time	toyk		62	1000	ns
Clock low-level time	<b>t</b> kkl		25		ns
Clock high-level time	<b>t</b> ккн		25		ns
Clock rise time	tkr	1.5 to 3.0 V		6	ns
Clock fall time	<b>t</b> KF	3.0 to 1.5 V		6	ns

#### **Load Condition**



C∟ includes the jig capacity.


Caution When the load capacity exceeds 50 pF due to the unit configuration, set the load capacity of this device to less than 50 pF by placing a buffer, etc.

Remark DUT: non-test device

## AC Test Input/Output Waveforms (Excluding Clock)



## System Clock






## Bus Master (2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
HLDRQ high delay time (from CLK low)	tонан			50	ns
HLDRQ low delay time (from CLK high)	tohal			50	ns
HLDAK setup time (to CLK high)	tsна		20		ns
HLDAK hold time (from CLK high)	tнна		10		ns
AEN high delay time (from CLK low)	tdaeh			50	ns
AEN low delay time (from CLK high)	tdael			50	ns
ASTB high delay time (from CLK high)	tрэтн			35	ns
ASTB high level width	tsтsтн		tккн—10		ns
ASTB low delay time (from CLK low)	tostl			50	ns
ADR/UBE/MRD/MWR delay time (from CLK high)	tda			50	ns
ADR/UBE/MRD/MWR float time (from CLK high)	tfA			35	ns
ADR setup time (to ASTB low)	<b>t</b> sast		tккн–17		ns
ADR hold time (from ASTB low)	thsta		tккL—17		ns
MRD low delay time (from ADR float)	tdar		0		ns
MRD low delay time (from CLK high)	torl			35	ns
MRD low level width	t <sub>RRL2</sub>		2tсүк-25		ns
MRD high delay time (from CLK high)	torn			35	ns
DATA setup time (to MRD high)	tspr		50		ns
DATA hold time (from MRD high)	thed		0		ns
MWR low delay time (from CLK high)	towl			35	ns
MWR low level width	tww.2		2tсүк–25		ns
MWR high delay time (from CLK high)	tоwн			35	ns
READY setup time (to CLK high)	tsry		20		ns
READY hold time (from CLK high)	thry		10		ns

#### **Bus Master**




27



## Bus Slave (1)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
IOWR low level width	twwL		50		ns
CS low hold time (from IOWR high)	thwcs		0		ns
ADR/UBE/CS low setup time (to IOWR low)	tsaw		0		ns
ADR/UBE hold time (from IOWR high)	thwa		0		ns
DATA setup time (to IOWR high)	tsow		50		ns
DATA hold time (from IOWR high)	thwo		0		ns
IORD low level width	terl		75		ns
ADR/CS low setup time (to IORD low)	tsar		20		ns
ADR/CS low hold time (from IORD high)	thra		0		ns
DATA delay time (from IORD low)	toro			60	ns
DATA float time (from IORD high)	t <sub>FRD</sub>		10	50	ns
RESET low level width	<b>t</b> RSTL		7tсүк		ns
V <sub>DD</sub> setup time (to RESET high)	tsvoo		1000		ns
RESET high - 1st IOWR/IORD	tsywr		<b>2t</b> сүк		ns
IOWR/IORD recovery time	trvwr		100		ns


**Bus Slave** 






## Bus Slave (2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
IOWR/IORD high setup time (to HLDAK high)	tswr		-10		ns
IOWR/IORD high hold time (from AEN low)	thws		50		ns



## Bus Slave (3)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
CLRINT high level width	tсьсьн		50		ns
INT delay time (from CLK high)	tын			50	ns
INT low delay time (from CLRINT high)	toil			50	ns
CRQ high level width	tcrcrn		50		ns








## Serial Section (1)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
TxC/RxC cycle time	tcys		125	DC	ns
TxC/RxC low time	tssL		55		ns
TxC/RxC high time	tssн	When on-chip DPLL is not used	55		ns
TxC/RxC rise time	tsa			7	ns
TxC/RxC fall time	tsf			7	ns
TxD delay time (from TxC low)	totxo			40	ns
RxD setup time (to RxC high)	tsrxd		20		ns
RxD hold time (from RxC high)	thexd		35		ns

## Serial Clock










## Serial Section (2)


Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
RxC cycle time	toyr		30		ns
RxC low time	tssrl		10		ns
RxC high time	tssян		10		ns
RxC rise time	tsrr			5	ns
RxC fall time	tsrf			5	ns
Transmission/reception data cycle	tcyp		480		ns
TxC low time	ttctcl		0.5tcyp-25		ns
TxC high time	<b>t</b> тстсн		0.5tcyp-25		ns
TxD delay time (from TxC low)	tотсто			50	ns
TxD hold time (from TxC high)	tнтстр		0.5tcyp-25		ns





## General-Purpose Input/Output Pins (1)


Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
GO1, GO2 high delay time (from CLK high)	tрдон			50	ns
GO1, GO2 low delay time (from CLK high)	tDGOL			50	ns
GI1 setup time (to CLK low)	tsgi1		20		ns
GI1 hold time (from CLK low)	thgii		10		ns






## General-Purpose Input/Output Pins (2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
GO3 high delay time (from TxC low)	tрдозн	At the use of LAP-D mode		50	ns
GO3 low delay time (from TxC low)	tрдозь			50	ns
GI2 setup time (to TxC high)	tsgi2		20		ns
GI2 hold time (from TxC high)	t <sub>HGI2</sub>		20		ns






## 7. SYSTEM CONFIGURATION EXAMPLE



µPD72103A System Configuration Example (Local Memory Type)


 $\mu$ PD72103A System Configuration Example (Main Memory Shared Type)




# **NEC**

## 8. PACKAGE DRAWINGS

# 80 PIN PLASTIC QFP (14×14)



detail of lead end



## NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
1	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

S80GC-65-3B9-4



## 68 PIN PLASTIC QFJ (☐ 950 mil)



Т

R 0.8

 $0.20\substack{+0.10 \\ -0.05}$ 

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

Α	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
I	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006

R 0.031

 $0.008^{+0.004}_{-0.002}$ 



#### ★ 9. RECOMMEDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended below.

For details of recommended soldering conditions for the surface mounting type, refer to the document "Semiconductor Device Mounting Technology Manual" (C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representatives.

## **Surface Mounting Type**

#### • $\mu$ PD72103AGC-3B9 : 80-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C Reflow time: 30 seconds max. (210°C min.) Number of reflow process: 3 max.	IR35-00-3
VPS	Package peak temperature: 215°C Reflow time 40 seconds max. (200°C min.) Number of reflow process: 3 max.	VP15-00-3
Wave soldering	Solder bath temperature: 260°C Reflow time: 10 seconds max., Number of reflow process: 1 Preheating temperature:120°C max. (package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	

Caution Use more than one soldering method should be avoided (except in the case of pin part heating).

## • $\mu$ PD72103ALP : 68-pin plastic QFJ (950 imes 950 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215°C Reflow time: 40 seconds max., Number of reflow process: 1	VP15-00-1
Pin part heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of side)	