

Data sheet acquired from Harris Semiconductor SCHS054A – Revised March 2002

CD4069UB Types

CMOS Hex Inverter

High-Voltage Types (20-Volt Rating)

CD4069UB types consist of six CMOS inverter circuits. These devices are intended for all general-purpose inverter applications where the medium-power TTL-drive and logic-level-conversion capabilities of circuits such as the CD4009 and CD4049 Hex Inverter/Buffers are not required.

The CD4069UB-Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic package (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

Features:

- Standardized symmetrical output characteristics
- Medium Speed Operation—tpHL,tpLH=30 ns (typ.) at 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:


- Logic inversion
- Pulse shaping
- Oscillators
- High-input-impedance amplifiers

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LII	UNITS		
	Min.	Max.		
Supply Voltage Range (For TA=Full Package Temperature Range)	3	18	V	

MAXIMUM RATINGS, Absolute-Maximum Values:



DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; input t_{γ_c} t_{ϕ} = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 K Ω

CHARACTERISTIC		CONDITIONS	LIMITS			
		V _{DD}			UNITS	
		v	Тур.	Max.		
Propagation Delay Time;		5	55	110		
	*=	10	30	60	ns	
	^t PLH ^{, t} PHL	15	25	50		
		5	100	200		
Transition Time;	tTHL, tTLH	10	50	100	ns	
		15	40	80		
Input Capacitance;	CIN	Any Input	10	15	pF	






Fig. 1 — Minimum and maximum voltage transfer characteristics.




Fig. 2 — Typical voltage transfer characteristics as a function of temperature.




Fig. 3 — Typical current and voltage transfer characteristics.

CD4069UB Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)										
ISTIC	Vo	VIN	v_{DD}					+25			UNITS			
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.				
Quiescent Device Current, IDD Max.		0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ			
		0,10	10	0.5	0.5	15	15	_	0.01	0.5				
		0,15	15	1	1	30	30		0.01	1				
	_	0,20	20	5	5	150	150	_	0.02	5				
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA			
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6					
	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8	_				
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1					
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-				
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_				
	13.5	.0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_				
Output Voltage:	_	5	5	0.05				_	0	0.05				
Low-Level,	-	10	10	0.05			_	-0	0.05					
VOL Max.	. –	15	15	0.05					0.	0.05	V			
Output Voltage: High-Level, VOH Min.		0	5					-	·					
		0	10		9.95			9.95	10	-				
	_	0	15	14.95 14.9				14.95	15	_				
Input Low Voltage, VIL Max.	4.5	_	5		,	ı		_	_	1	†			
	9		10			2			_	2	.			
	13.5	_	15	2.5 – –				2.5						
Input High Voltage, VIH Min.	0.5	_	5	4			4			-				
	1	-	10	8				8	-	_				
	1.5	-	15	12.5 12.5 — —]					
Input Current IJN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ			




Fig. 6 – Schematic diagram of one of six identical inverters.




Fig. 9 — Minimum output high (source) current characteristics.




Fig. 7 - CD4069UB terminal assignment.




Fig. 10 — Typical propagation delay time vs. load capacitance.




Fig. 4 – Typical output low (sink) current characteristics.




Fig. 5 — Minimum output low (sink) current characteristics.

DRAIN-TO-SOURCE VOLTAGE (VDS)-V




Fig. 8 — Typical output high (source) current characteristics.




Fig. 11 — Typical propagation delay time vs. supply voltage.

CD4069UB Types




Fig. 12 - Typical transition time vs. load capacitance.




Fig. 13 — Typical dynamic power dissipation vs. frequency.




Fig. 14 — Variation of normalized propagation delay time (tpHL and tpLH) with supply voltage.




Fig. 15 - Quiescent device current test circuit.




Fig. 16 - Noise immunity test circuit.




Fig. 17 - Input leakage current test circuit.




Fig. 18 - Dynamic electrical characteristics test circuit and waveforms.






Fig. 19 - Typical crystal oscillator circuit.




Fig. 20 - High-input impedance amplifier.




Fig. 21 - Typical RC oscillator circuit.




Fig. 22 - Input pulse shaping circuit (Schmitt trigger).





Fig. 23 - Dynamic power dissipation test circuit.



Dimensions and pad layout for CD4069UBH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated