

Data sheet acquired from Harris Semiconductor SCHS066A – Revised March 2002

## CMOS 8-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

■ CD4099B 8-bit addressable latch is a serial-input, parallel-output storage register that can perform a variety of functions.


Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs AO, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.

A master RESET input is available, which resets all bits to a logic "O" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic "O" level.

The CD4099B types are supplied in 16-lead hermetic ceramic dual-in-line packages (D and F suffixes), 16-lead plastic dual-in-line packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).

### Features:

- Serial data input Active parallel output
- Storage register capability Master clea
- Can function as demultiplexer
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V<sub>DD</sub> = 5 V, 2 V at V<sub>DD</sub> = 10 V, 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"



CD4099B Types

### Applications:

- Multi-line decoders
- A/D converters

# MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE, (VDD)Voltages referenced to $V_{SS}$ Terminal)-0.5V to +20VINPUT VOLTAGE RANGE, ALL INPUTS-0.5V to $V_{DD}$ +0.5VDC INPUT CURRENT, ANY ONE INPUT $\pm 10$ mAPOWER DISSIPATION PER PACKAGE (PD):For $T_A = -55^{\circ}$ C to +100°C500mWFOR $T_A = +100^{\circ}$ C to +125°CDerate Linearity at 12mW/°C to 200mWDEVICE DISSIPATION PER OUTPUT TRANSISTORFOR $T_A = FULL$ PACKAGE-TEMPERATURE RANGE (All Package Types)100mWOPERATING-TEMPERATURE RANGE ( $T_A$ )-55°C to +125°CSTORAGE TEMPERATURE RANGE ( $T_{AB}$ )-65°C to +150°CLEAD TEMPERATURE (DURING SOLDERING):At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max+265°C





Fig. 1 — Logic diagram of CD4099B and detail of 1 of 8 latches.






Fig. 2 — Typical output low (sink) current characteristics.


Copyright © 2002, Texas Instruments Incorporated

RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^{\circ}$  C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	$v_{DD}$	LIN	LINUTE	
	FIG. 15*	(V)	MIN.	MAX.	X. UNITS
Supply Voltage Range: (At T <sub>A</sub> = Full Package Temperature Range)			3	18	<b>V</b> ,
Minimum Pulse Width, tW		5 %	200	-	
Data	(4)	10	100	-	
		15	80		٠.
		5	400	_	
Address	(8)	10	200	-	ns
		15	125	÷ -	-
		5	150		
Reset	(5)	10	75	_	
		15	50	_	
Setup Time, t <sub>S</sub>		5	100	_	
Data to WRITE DISABLE	(6)	10	50	. –	
		15	35	_	ns
Hold Time, tH		5	150	_	
Data to WRITE DISABLE		10	75		ns
		15	50	_ ]	

<sup>\*</sup> Circled numbers refer to times indicated on master timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines AO, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed (see Fig. 3).



MODE SELECTION					
WD	R	ADDRESSED LATCH	UNADDRESSED LATCH		
0	0	Follows Data	Holds Previous State		
0	1	Follows Data (Active High 8	Reset to "0" -Channel Demulti-		
		,	plexer)		
1	0	Holds Pr	evious State		
1	1	Reset to "0"	Reset to "0"		

WD = WRITE DISABLE

R = RESET




Fig. 3 - Definition of WRITE DISABLE ON time.




Fig. 4 — Minimum output low (sink) current characteristics.





Fig. & — Typical output high (source) current characteristics.

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	NOITION	IS :	LIMIT	rs at i	NDICAT	ED TEN	IPERA	rures (	(°C)		
ISTIC	Vo	VIN	VDD	-55	-40	+85	+125	Min.	+25 Typ.	Max.	OHIIS	
	(V)	(V)	(V)				-			<u> </u>		
Quiescent Device		0,5	5	5	5	150	150	•	0.04	5	μА	
Current,	<u> </u>	0,10	10	10	10	300	300	-	0.04	10		
ישטייי טטיי	. –	0,15	15	20	20	600	600		0.04	20		
	: <del>-</del>	0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	<b>-</b> .		
IOL Min.	1,5	0,15	15	4.2	4	2.8	2.4	34	6.8	-		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
IOH Min.	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage: Low-Level,	W _	0,5	5	0.05 0.05				-	0	0.05	٧	
	-	0,10	10					-	0	0.05		
VOL Max.	-	0,15	15	0.05				-	0	0.05		
Output Voltage:	-	0,5	5	4.95 4.99			4.95	5 ,				
High Level,	_	0,10	10		9	.95		9.95	10.	-	-	
VOH Min.	_	0,15	15	14.95				14.95	15		1	
Input Low	0.5, 4.5	<u>-</u>	5		1	1.5	.,	_		1.5		
Voltage, VIL Max.	1, 9	-	10	3					_	3		
	1.5,13.5	_	15	4				_	_	4		
Input High Voltage, VIH Min.	0.5, 4.5	-	5		3	3.5		3.5	_	-	٧	
	1, 9	1	10	7				7				
	1.5,13.5	_	15	11 11 —								
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	,±1	±1	-	±10-5	±0,1	μΑ	



# CD4099BH DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).




Fig.7 - Minimum output high (source) current characteristics.




Fig. 8 — Typical propagation delay time (data to Qn) vs. load capacitance.




Fig. 9 — Typical transition time vs. load capacitance.





Fig. 10 — Typical dynamic power dissipation vs. address cycle time.

### CD4099B Types

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A$ = 25° C, $C_L$ = 50 pF, Input $t_p$ , $t_f$ = 20 ns, $R_L$ = 200 K $\Omega$

CHARACTERISTIC	CONDITIONS SEE VDD		ALL PACE	UNITS		
	FIG.15*	(V)	TYP.	MAX.		
Propagation Delay: tpLH,		5	200	400		
<sup>t</sup> PHL		10	75	150		
Data to Output,		15	50	100		
WRITE DISABLE		5	200	400		
to Output, t <sub>PLH</sub> ,	2	10	80	160	ns	
<sup>t</sup> PHL		15	60	120		
		5	175	350		
Reset to Output,	3	10	80	160		
t <sub>PHL</sub>		15	65	130		
Address to Output,		5	225	450		
tPLH/	9	10	100	200		
<sup>t</sup> PHL		15	75	150		
Transition Time, t <sub>THL</sub> ,		5	100	200		
(Any Output) tTLH		10	50	100	ns	
		15	40	80		
Minimum Pulse		5	100	200		
Width, t <sub>W</sub>	4	10	50	100	ns	
Data		15	40	. 80	•	
		5	200	400		
Address	8	10	100	200	ns	
<u> </u>		15	65	125		
		5	75	150		
Reset	<b>⑤</b>	10	40	75	ns	
		15	25	50		
Minimum Setup		5	50	100		
Time, t <sub>S</sub>	6	10	25	50	ns	
Data to WRITE DISABLE		15	20	35		
Minimum Hold		5	75	150		
Time, t <sub>H</sub>	0	10	40	75	ns	
Data to WRITE DISABLE		15	25	50		
Input Capacitance, CIN	Any Inp	ut	5	7.5	рF	






Fig. 11 — Quiescent device current test circuit.




Fig. 12 - Input voltage test circuit.




Fig. 13 - Input current test circuit.




Fig. 14 - 1 of 16 decoder/demuttelexer.




Fig. 16 — Multiple selection decoding — 4 x 4 crosspoint switch.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated