



DATA SHEET

MOS INTEGRATED CIRCUIT

μ PD78001B, 78002B

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD78001B/78002B are products in the μ PD78002 subseries within the 78K/0 series.

The μ PD78001B/78002B have various peripheral hardware such as timer, serial interface and interrupt function.

A one-time PROM or EPROM product, the μ PD78P014, capable of operating in the same power supply voltage range as that of the mask ROM product and other development tools is provided.

Functions are described in detail in the following User's Manual, which should be read when carrying out design work.

μ PD78002, 78002Y Series User's Manual: IEU-1334
78K/0 Series User's Manual -Instruction: IEU-1372

FEATURES

- Large on-chip ROM & RAM

Item Product Name	Program Memory (ROM)	Data Memory (Internal High-Speed RAM)	Package
μ PD78001B	8K bytes	256 bytes	<ul style="list-style-type: none">• 64-pin plastic shrink DIP (750 mil)
μ PD78002B	16K byte	384 bytes	<ul style="list-style-type: none">• 64-pin plastic QFP (14 x 14 mm)

- External memory expansion space: 64K bytes
- Instruction execution time can be varied from high-speed (0.4 μ s) to ultra-low-speed (122 μ s)
- I/O ports: 53 (N-ch open-drain : 4)
- Serial interface : 1 channel
- Timer: 4 channels
- Supply voltage: V_{DD} = 2.7 to 6.0 V

APPLICATION

Cellular phone, VCR, audio, camera, home appliances, etc.


The information in this document is subject to change without notice.

Ordering Information

Part Number	Package
μ PD78001BCW-xxx	64-pin plastic shrink DIP (750 mil)
μ PD78001BGC-xxx-AB8	64-pin plastic QFP (14 × 14 mm)
μ PD78002BCW-xxx	64-pin plastic shrink DIP (750 mil)
μ PD78002BGC-xxx-AB8	64-pin plastic QFP (14 × 14 mm)

Remark xxx indicates ROM code No.

★ DEVELOPMENT OF 78K/0 SERIES PRODUCT



The table below shows the main differences between subseries.

Subseries	Functions	ROM Capacity	Timer				8-bit A/D	8-bit A/D	Serial Interface	I/O	V _{DD} MIN. Value	External Expansion	
			8-bit	16-bit	Watch	WDT							
For control	μ PD78078	32 K-60 K	4ch	1ch	1ch	1ch	8ch	2ch	3ch (UART: 1ch)	88	1.8 V	○	
	μ PD78070A	—								61	2.7 V		
	μ PD78054	16 K-60 K	2ch	—	—	—	—	2 ch	53	1.8 V	2.0 V	○	
	μ PD78018F	8 K-60 K								53	2.7 V		
	μ PD78014	8 K-32 K								39	—		
	μ PD780001	8 K								53	—		
	μ PD78002	8 K-16 K								1ch (UART: 1ch)	33	1.8 V	—
For FIP drive	μ PD780208	32 K-60 K	2ch	1ch	1ch	1ch	8ch	—	2ch	74	2.7 V	—	
	μ PD78044A	16 K-40 K								68	—		
	μ PD78024	24 K-32 K								54			
For LCD drive	μ PD78064B	32 K	2ch	1ch	1ch	1ch	8ch	—	2ch (UART: 1ch)	57	2.0 V	—	
	μ PD78064	16 K-32 K											
I _E Bus support	μ PD78098	32 K-60 K	2ch	1ch	1ch	1ch	8ch	2ch	3ch (UART: 1ch)	69	2.7 V	○	

OVERVIEW OF FUNCTION

Product Name		μ PD78001B	μ PD78002B								
Item											
Internal memory	ROM	8K bytes	16K bytes								
	Internal high-speed RAM	256 bytes	384 bytes								
Memory space		64K bytes									
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)									
Instruction cycle		On-chip instruction execution time cycle modification function									
	When main system clock selected	0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s (at 10.0 MHz operation)									
	When subsystem clock selected	122 μ s (at 32.768 kHz operation)									
Instruction set		<ul style="list-style-type: none"> • 16-bit operation • Bit manipulation (set, reset, test, boolean operation) • BCD correction, etc. 									
I/O ports		<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Total</td><td style="width: 70%;">: 53</td></tr> <tr> <td>• CMOS input</td><td>: 2</td></tr> <tr> <td>• CMOS I/O</td><td>: 47</td></tr> <tr> <td>• N-channel open-drain I/O (15 V withstand voltage)</td><td>: 4</td></tr> </table>		Total	: 53	• CMOS input	: 2	• CMOS I/O	: 47	• N-channel open-drain I/O (15 V withstand voltage)	: 4
Total	: 53										
• CMOS input	: 2										
• CMOS I/O	: 47										
• N-channel open-drain I/O (15 V withstand voltage)	: 4										
Serial interface		<ul style="list-style-type: none"> • 3-wire/SBI/2-wire mode selectable 									
Timer		<ul style="list-style-type: none"> • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel 									
Timer output		2									
Clock output		39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz (at main system clock: 10.0 MHz operation), 32.768 kHz (at subsystem clock: 32.768 kHz operation)									
Buzzer output		2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock: 10.0 MHz operation)									
Vectored interrupts	Maskable interrupts	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Internal</td><td style="width: 70%;">: 5</td></tr> <tr> <td>External</td><td>: 4</td></tr> </table>		Internal	: 5	External	: 4				
Internal	: 5										
External	: 4										
Non-maskable interrupt	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Internal</td><td style="width: 70%;">: 1</td></tr> </table>		Internal	: 1							
Internal	: 1										
Software interrupt	<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Internal</td><td style="width: 70%;">: 1</td></tr> </table>		Internal	: 1							
Internal	: 1										
Test input		<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Internal</td><td style="width: 70%;">: 1</td></tr> <tr> <td>External</td><td>: 1</td></tr> </table>		Internal	: 1	External	: 1				
Internal	: 1										
External	: 1										
Supply voltage		VDD = 2.7 to 6.0 V									
Operating ambient temperature		TA = -40 to +85°C									
Package		<ul style="list-style-type: none"> • 64-pin plastic shrink DIP (750 mil) • 64-pin plastic QFP (14 × 14 mm) 									

CONTENTS


1. PIN CONFIGURATION (TOP VIEW)	6
2. BLOCK DIAGRAM	9
3. PIN FUNCTIONS	10
3.1 Port Pins	10
3.2 Other Pins	12
3.3 Pin I/O Circuit and Recommended Connection of Unused Pins	13
4. MEMORY SPACE	15
5. PERIPHERAL HARDWARE FUNCTION FEATURES	16
5.1 Ports	16
5.2 Clock Generator	17
5.3 Timer/Event Counter	18
5.4 Clock Output Control Circuit	20
5.5 Buzzer Output Control Circuit	20
5.6 Serial Interfaces	21
6. INTERRUPT FUNCTIONS AND DEST FUNCTIONS	22
6.1 Interrupt Functions	22
6.2 Test Functions	25
7. EXTERNAL DEVICE EXPANSION FUNCTIONS	26
8. STANDBY FUNCTIONS	26
9. RESET FUNCTION	26
10. INSTRUCTION SET	27
11. ELECTRICAL SPECIFICATIONS	30
12. CHARACTERISTIC CURVE (REFERENCE VALUES)	48
13. PACKAGE DRAWINGS	52
14. RECOMMENDED SOLDERING CONDITIONS	56
APPENDIX A. DEVELOPMENT TOOLS	57
APPENDIX B. RELATED DOCUMENTS	59

1. PIN CONFIGURATION (TOP VIEW)

- 64-Pin Plastic Shrink DIP (750 mil)

μ PD78001BCW-xxxx

μ PD78002BCW-xxxx




Remark Always connect the IC0, IC1 and IC3 (Internally Connected) pins to V_{ss} directly.
Always connect the IC2 pin to V_{DD} directly.

- 64-Pin Plastic QFP (14 × 14 mm)

μ PD78001BGC-xxxx-AB8

μ PD78002BGC-xxxx-AB8




Remark Always connect the IC0, IC1 and IC3 (Internally Connected) pins to Vss directly.

Always connect the IC2 pin to V_{DD} directly.

P00 to P04	: Port 0	PCL	: Programmable Clock
P10 to P17	: Port 1	BUZ	: Buzzer Clock
P20 to P27	: Port 2	AD0 to AD7	: Address/Data Bus
P30 to P37	: Port 3	A8 to A15	: Address Bus
P40 to P47	: Port 4	<u>RD</u>	: Read Strobe
P50 to P57	: Port 5	<u>WR</u>	: Write Strobe
P60 to P67	: Port 6	<u>WAIT</u>	: Wait
INTP0 to INTP3	: Interrupt from Peripherals	ASTB	: Address Strobe
TI1, TI2	: Timer Input	X1, X2	: Crystal (Main System Clock)
TO1, TO2	: Timer Output	XT1, XT2	: Crystal (Subsystem Clock)
SB0, SB1	: Serial Bus	<u>RESET</u>	: Reset
SI0	: Serial Input	V _{DD}	: Power Supply
SO0	: Serial Output	V _{SS}	: Ground
<u>SCK0</u>	: Serial Clock	IC0 to IC3	: Internally Connected

2. BLOCK DIAGRAM



Remark Internal ROM & RAM capacity varies depending on the product.

3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function	On Reset	Dual-Function Pin	
P00	Input	Port 0 5-bit I/O port	Input only	INTP0	
P01	Input/ output		Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.	INTP1	
P02			INTP2		
P03			INTP3		
P04 Note	Input	Input only	Input	XT1	
P10 to P17	Input/ output	Port 1 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.		—	
P20	Input/ output	Port 2 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.	Input	—	
P21				—	
P22				—	
P23				—	
P24				—	
P25				SI0/SB0	
P26				SO0/SB1	
P27				SCK0	
P30	Input/ output	Port 3 8-bit input/output port. Input/output can be specified in bit-wise. When used as an input port, pull-up resistor can be used by software.	Input	—	
P31				TO1	
P32				TO2	
P33				TI1	
P34				TI2	
P35				PCL	
P36				BUZ	
P37				—	
P40 to P47	Input/ output	Port 4 8-bit input/output port. Input/output can be specified in 8-bit unit. When used as an input port, pull-up resistor can be used by software. Test input flag (KRIF) is set to 1 by falling edge detection.	Input	AD0 to AD7	

Note When using the P04/XT1 pins as an input port, set 1 to bit 6 (FRC) of the processor control register. (Do not use the on-chip feedback register of the subsystem clock oscillator.)

3.1 Port Pins (2/2)

Pin Name	I/O	Function		On Reset	Dual-Function Pin
P50 to P57	Input/ output	Port 5 8-bit input/output port. LED can be driven directly. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.		Input	A8 to A15
P60	Input/ output	Port 6 8-bit input/output port. Input/output can be specified bit-wise.	N-ch open-drain input/output port. On-chip pull-up resistor can be specified by mask option. LED can be driven directly. When used as an input port, pull-up resistor can be used by software.	Input	-
P61					\overline{RD}
P62					\overline{WR}
P63					\overline{WAIT}
P64					ASTB
P65					
P66					
P67					

3.2 Other Pins

Pin Name	I/O	Function	After Reset	Dual-Function Pin
INTP0	Input	Effective edge (rising edge, falling edge, or both rising edge and falling edge) can be specified. External interrupt input.	Input	P00
INTP1				P01
INTP2				P02
INTP3				P03
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SB0	Input /output	Serial interface serial data input/output.	Input	P25/SI0
SB1				P26/SO0
SCK0	Input /output	Serial interface serial clock input/output.	Input	P27
TI1				P33
TI2	Input	External count clock input to 8-bit timer (TM1). External count clock input to 8-bit timer (TM2).	Input	P34
TO1				P31
TO2	Output	8-bit timer (TM1) output. 8-bit timer (TM2) output.	Input	P32
PCL				P35
BUZ	Output	Buzzer output.	Input	P36
AD0 to AD7	Input /output	Low-order address/data bus at external memory expansion.	Input	P40 to P47
A8 to A15				P50 to P57
RD	Output	External memory read operation strobe signal output. External memory write operation strobe signal output.	Input	P64
WR				P65
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address information output at port 4 and port 5 to access external memory.	Input	P67
RESET	Input	System reset input.	—	—
X1	Input	Main system clock oscillation crystal connection.	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P04
XT2	—		—	—
V _{DD}	—	Positive power supply.	—	—
V _{SS}	—	Ground potential.	—	—
IC0 to IC3	—	Internal connection. IC0/IC1/IC3 and IC2 should be connected directly to V _{SS} and V _{DD} , respectively.	—	—

3.3 Pin I/O Circuit and Recommended Connection of Unused Pins


The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1.

For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Input/Output Circuit Type of Each Pin

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection when Not Used	
P00/INTP0	2	Input	Connected to Vss.	
P01/INTP1	8-A	Input/output	Connected to Vss through resistor independently.	
P02/INTP2				
P03/INTP3				
P04/XT1	16	Input	Connected to VDD or Vss.	
P10 to P17	5-A	Input/output	Connected to VDD or Vss through resistor independently.	
P20 to P24				
P25/SI0/SB0	10-A			
P26/SO0/SB1				
P27/SCK0				
P30	5-A			
P31/TO1				
P32/TO2				
P33/TI1	8-A			
P34/TI2				
P35/PCL	5-A			
P36/BUZ				
P37				
P40/AD0 to P47/AD7	5-E		Connected to VDD through resistor independently.	
P50/A8 to P57/A15	5-A		Connected to VDD or Vss through resistor independently.	
P60 to P63	13-B		Connected to VDD through resistor independently.	
P64/RD	5-A		Connected to VDD or Vss through resistor independently.	
P65/WR				
P66/WAIT				
P67/ASTB				
RESET	2	Input	—	
XT2	16	—	Leave open.	
IC0, IC1, IC3	—		Connected to Vss directly.	
IC2			Connected to VDD directly.	


Figure 3-1. Pin Input/Output Circuits



4. MEMORY SPACE

The memory map of μ PD78001B/78002B is shown in Figure 4-1.

Figure 4-1. Memory Map



Note Internal ROM and internal high-speed RAM capacities vary depending on the product (see the table below).

Product Name	Internal ROM End Address nnnnH	Internal High-Speed RAM Start Address mmmmH
μ PD78001B	1FFFH	FE00H
μ PD78002B	3FFFH	FD80H

5. PERIPHERAL HARDWARE FUNCTION FEATURES

5.1 Ports

The I/O port has the following three types.

• CMOS input (P00, P04)	: 2
• CMOS input/output (P01 to P03, port 1 to port 5, P64 to P67)	: 47
• N-ch open-drain input/output (15V withstand voltage) (P60 to P63)	: 4
Total	: 53

Table 5-1. Functions of Ports


Port Name	Pin Name	Function
Port 0	P00, P04	Dedicated Input port
	P01 to P03	Input/output ports. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.
Port 1	P10 to P17	Input/output ports. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.
Port 2	P20 to P27	Input/output ports. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.
Port 3	P30 to P37	Input/output ports. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.
Port 4	P40 to P47	Input/output ports. Input/output can be specified in 8-bit units. When used as an input port, pull-up resistor can be used by software. Test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output ports. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software. LED can be driven directly.
Port 6	P60 to P63	N-ch open-drain input/output port. Input/output can be specified bit-wise. On-chip pull-up resistor can be specified by mask option. LED can be driven directly.
	P64 to P67	Input/output ports. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be used by software.

5.2 Clock Generator

There are two types of clock generator: main system clock and subsystem clock.
The instruction execution time can be changed.

- $0.4 \mu\text{s}/0.8 \mu\text{s}/1.6 \mu\text{s}/3.2 \mu\text{s}/6.4 \mu\text{s}$ (Main system clock: at 10.0 MHz operation)
- $122 \mu\text{s}$ (Subsystem clock: at 32.768 KHz operation)

Figure 5-1. Clock Generator Block Diagram



5.3 Timer/Event Counter

The following four channels are incorporated in the timer/event counter.

- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Types and Features of Timer/Event Counter

		8-bit Timer/Event Counter	Watch Timer	Watchdog Timer
Type	Interval timer	2 channels	1 channel	1 channel
	External event counter	2 channels	—	—
Functions	Timer output	2 outputs	—	—
	Square wave output	2 outputs	—	—
	Interrupt request	2	1	1
	Test input	—	1	—

Figure 5-2. 8-Bit Timer/Event Counter Block Diagram




Figure 5-3. Watch Timer Block Diagram





Figure 5-4. Watchdog Timer Block Diagram




5.4 Clock Output Control Circuit

The clock with the following frequencies can be output for clock output.

- 39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz (Main system clock: at 10.0 MHz operation)
- 32.768 kHz (Subsystem clock: at 32.768 kHz operation)

Figure 5-5. Clock Output Control Block Diagram




5.5 Buzzer Output Control Circuit

The clock with the following frequencies can be output for buzzer output.

- 2.4 kHz/4.9 kHz/9.8 kHz (Main system clock: at 10.0 MHz operation)

Figure 5-6. Buzzer Output Control Block Diagram




5.6 Serial Interfaces

There is one on-chip clocked serial interface.

Serial Interface channel 0 has the following three modes.

- 3-wire serial I/O mode : MSB/LSB-first switchable
- SBI (Serial Bus Interface) mode : MSB-first
- 2-wire serial I/O mode : MSB-first

Figure 5-7. Serial Interface Channel 0 Block Diagram



6. INTERRUPT FUNCTIONS AND DEST FUNCTIONS

6.1 Interrupt Functions

There are eleven interrupt functions of three different kinds as shown below.

- Non-maskable interrupt : 1
- Maskable interrupt : 9
- Software interrupt : 1


Table 6-1. Interrupt Source List

Interrupt Type	Default Priority <small>Note 1</small>	Interrupt Source		Internal/External	Vector Table Adress	Basic Configuration Type <small>Note 2</small>	
		Name	Trigger				
Non-maskable	—	INTWDT	Watchdog timer overflow (with watchdog timer mode interrupt selected)	Internal	0004H	(A)	
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)	External	0006H	(B)	
	1	INTP0	Pin input edge detection				
	2	INTP1	0008H		(D)		
	3	INTP2	000AH				
	4	INTP3	000CH				
	5	INTCSI0	Serial interface channel 0 transfer end	Internal	000EH	(B)	
	6	INTTM3	Reference time interval signal from watch timer		0012H		
	7	INTTM1	8-bit timer/event counter 1 match signal generation		0016H		
	8	INTTM2	8-bit timer/event counter 2 match signal generation		0018H		
Software	—	BRK	BRK instruction execution	Internal	003EH	(E)	


- Notes**
1. The default priority is the priority applicable when more priority than one maskable interrupt is generated. 0 is the highest and 11, the lowest.
 2. Basic configuration types (A) to (E) correspond to (A) to (E) on the next page.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal Non-Maskable Interrupt



(B) Internal Maskable Interrupt



(C) External Maskable Interrupt (INTP0)






Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External Maskable Interrupt (Except INTP0)



(E) Software Interrupt



IF : Interrupt request flag
IE : Interrupt enable flag
ISP : In-service priority flag
MK : Interrupt mask flag
PR : Priority specification flag


6.2 Test Functions

There are two test functions as shown in Table 6-2.

Table 6-2. Test Source List

Test Source		Internal/External
Name	Trigger	
INTWT	Watch timer overflow	Internal
NTPT4	Port 4 falling edge detection	External

Figure 6-2. Test Function Basic Configuration



IF : Test input flag

MK : Test mask flag

7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion function is used to connect external devices to areas other than the internal ROM, RAM and SFR.


Ports 4 to 6 are used for connection with external devices.

8. STANDBY FUNCTIONS

There are the following two standby functions to reduce the current dissipation.

- HALT mode : The CPU operating clock is stopped. The average consumption current can be reduced by intermittent operation in combination with the normal operating mode.
- STOP mode : The main system clock oscillation is stopped. The whole operation by the main system clock is stopped, so that the system operates with ultra-low power consumption using only the subsystem clock.

Figure 8-1. Standby Functions



Note The power consumption can be reduced by stopping the main system clock. When the CPU is operating on the subsystem clock, set the MCC to stop the main system clock. The STOP instruction cannot be used.

Caution When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program by the program.

9. RESET FUNCTION

There are the following two reset methods.

- External reset input by RESET pin.
- Internal reset by watchdog timer runaway time detection.

10. INSTRUCTION SET

(1) 8-Bit Instruction

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	A	r Note	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte] [HL+B] [HL+C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC								
r	MOV ADD ADDC SUB SUBC AND OR XOR CMP												INC DEC
r1											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL+byte] [HL+B] [HL+C]		MOV											

Note Except r = A

(2) 16-Bit Instruction

MOVW, XCHW ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	#word	AX	rp Note	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW Note						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL.

(3) Bit Operation Instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand 1st Operand	A.bit	sfr.bit	saddr.bit	PWS.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PWS.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call Instruction/Branch Instruction

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL, BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound instruction					BT, BF, BTCLR, DBNZ

(5) Other Instruction

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Test Conditions	Rating	Unit
Supply voltage	V_{DD}		-0.3 to + 7.0	V
Input voltage	V_{I1}	P00 to P04, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, X1, X2, XT2	-0.3 to $V_{DD} + 0.3$	V
	V_{I2}	P60 to P63	N-ch open-drain	-0.3 to +16 V
Output voltage	V_O		-0.3 to $V_{DD} + 0.3$	V
Output current high	I_{OH}	1 pin	-10	mA
		P10 to P17, P20 to P27, P30 to P37 total	-15	mA
		P01 to P03, P40 to P47, P50 to P57, P60 to P67 total	-15	mA
Output current low	I_{OL} ^{Note}	1 pin	Peak value	30 mA
			RMS	15 mA
		P40 to P47, P50 to P55 total	Peak value	100 mA
			RMS	70 mA
		P01 to P03, P56, P57, P60 to P67 total	Peak value	100 mA
			RMS	70 mA
		P01 to P03, P64 to P67 total	Peak value	50 mA
			RMS	20 mA
		P10 to P17, P20 to P27, P30 to P37 total	Peak value	50 mA
			RMS	20 mA
Operating ambient temperature	T_A		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Note RMS should be calculated as follows: $[\text{RMS}] = [\text{Peak value}] \times \sqrt{\text{duty}}$





Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Capacitance ($T_A = 25^\circ\text{C}$, $V_{DD} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	$f=1 \text{ MHz}$ Unmeasured pins returned to 0 V				15	pF
I/O capacitance	C_{IO}	$f=1 \text{ MHz}$ Unmeasured pins returned to 0 V	P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67			15	pF
			P60 to P63			20	pF

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

Main System Clock Oscillation Circuit Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.7$ to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillator frequency (f_x) Note 1	$V_{DD} = \text{Oscillator voltage range}$	1		10	MHz
		Oscillation stabilization time Note 2	After V_{DD} reaches oscillator voltage range MIN.			4	ms
Crystal resonator		Oscillator frequency (f_x) Note 1		1	8.38	10	MHz
		Oscillation stabilization time Note 2	$V_{DD} = 4.5$ to 6.0 V			10	ms
External clock	 	X1 input frequency (f_x) Note 1		1.0		10.0	MHz
		X1 input high/low level width (t_{xH} , t_{xL})		42.5		500	ns

- Notes**
1. Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.
 2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions

1. When using the main system clock oscillator, wiring the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as V_{SS} .
- Do not ground wiring to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

Subsystem Clock Oscillation Circuit Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillator frequency (f_{XT}) Note 1		32	32.768	35	kHz
		Oscillation stabilization time Note 2	$V_{DD} = 4.5$ to 6.0 V		1.2	2	s
						10	
External clock		XT1 input frequency (f_{XT}) Note 1		32		100	kHz
		XT1 input high/low level width (t_{XTH} , t_{XTL})		5		15	μ s

- Notes**
1. Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.
 2. Time required to stabilize oscillation after V_{DD} reaches oscillator voltage MIN.

Cautions

1. When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss.
- Do not ground wiring to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. The subsystem clock oscillation circuit is a circuit with a low amplification level, more prone to misoperation due to noise than the main system clock. When using the subsystem clock, special care is needed regarding the wiring method.

Recommended Oscillation Circuit Constant

Main System Clock Ceramic Resonator ($T_A = -40$ to $+85$ °C)

Manufacturer	Products	Frequency (MHz)	Recommended Oscillation Constant			Oscillation Voltage Range	
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
Murata m.f.g.	CSB1000J	1.00	100	100	6.8	2.9	6.0
	CSBxxxxJ	1.01-1.25	100	100	4.7	2.7	6.0
	CSAxxxxMK	1.26-1.79	100	100	0	2.7	6.0
	CSAx.xMG	1.80-2.44	100	100	0	2.7	6.0
	CSTx.xMG		On-chip	On-chip	0	2.7	6.0
	CSAx.xMG	2.45-4.18	30	30	0	2.7	6.0
	CSTx.xMGW		On-chip	On-chip	0	2.7	6.0
	CSAx.xMG	4.19-6.00	30	30	0	2.7	6.0
	CSTx.xMGW		On-chip	On-chip	0	2.7	6.0
	CSAx.xMT	6.01-10.0	30	30	0	2.9	6.0
	CSTx.xMTW		On-chip	On-chip	0	2.9	6.0
Kyocera Corporation	KBR-4.19MWS	4.19	-	-	-	2.7	6.0
	KBR-4.19MKS						
	KBR-4.19MSA	4.19	33	33	-	2.7	6.0
	PBRC4.19A						
	KBR-10.0M	10.0	33	33	-	2.8	6.0
	KBR-1000F	1.00	100	100	2.2	2.7	6.0
	KBR-1000Y						

Remark xxxx, x.xxxx, x.xx indicates frequency.

Subsystem Clock: Crystal Resonator ($T_A = -40$ to $+60$ °C)

Manufacturer	Products	Frequency (MHz)	Recommended Circuit Constant			Oscillation Voltage Range	
			C3 (pF)	C4 (pF)	R2 (kΩ)	MIN. (V)	MAX. (V)
Daishinku corp.	DT-38 (1TA632E00, Load capacitance 6.3pF)	32.768	8	8	100	2.7	6.0

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

★

DC Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage high	V_{IH1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67		0.7 V_{DD}		V_{DD}	V
	V_{IH2}	P00 to P03, P20, P22, P24 to P27, P33, P34, \overline{RESET}		0.8 V_{DD}		V_{DD}	V
	V_{IH3}	P60 to P63	Open-drain	0.7 V_{DD}		15	V
	V_{IH4}	X1, X2		$V_{DD}-0.5$		V_{DD}	V
	V_{IH5}	XT1/P04, XT2	$V_{DD} = 4.5$ to 6.0 V	$V_{DD}-0.5$		V_{DD}	V
				$V_{DD}-0.3$		V_{DD}	V
Input voltage low	V_{IL1}	P10 to P17, P21, P23, P30 to P32, P35 to P37 P40 to P47, P50 to P57, P64 to P67		0		$0.3 V_{DD}$	V
	V_{IL2}	P00 to P03, P20, P22, P24 to P27, P33, P34, \overline{RESET}		0		$0.2 V_{DD}$	V
	V_{IL3}	P60 to P63	$V_{DD} = 4.5$ to 6.0 V	0		$0.3 V_{DD}$	V
				0		$0.2 V_{DD}$	V
	V_{IL4}	X1, X2		0		0.4	V
Output voltage high	V_{OH1}	$V_{DD} = 4.5$ to 6.0 V, $I_{OH} = -1$ mA		$V_{DD}-1.0$			V
		$I_{OH} = -100$ μ A		$V_{DD}-0.5$			V
Output voltage low	V_{OL1}	P50 to P57, P60 to P63	$V_{DD} = 4.5$ to 6.0 V, $I_{OL} = 15$ mA		0.4	2.0	V
		P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67	$V_{DD} = 4.5$ to 6.0 V, $I_{OL} = 1.6$ mA			0.4	V
	V_{OL2}	SB0, SB1, $\overline{SCK0}$	$V_{DD} = 4.5$ to 6.0 V, open-drain pulled-up ($R = 1 K\Omega$)			$0.2 V_{DD}$	V
	V_{OL3}	$I_{OL} = 400$ μ A				0.5	V
Input leakage current high	I_{LH1}	$V_{IN} = V_{DD}$	P00 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, \overline{RESET}			3	μ A
			X1, X2, XT1/P04, XT2			20	μ A
	I_{LH3}	$V_{IN} = 15$ V	P60 to P63			80	μ A
Input leakage current high	I_{LIL1}	$V_{IN} = 0$ V	P00 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, \overline{RESET}			-3	μ A
			X1, X2, XT1/P04, XT2			-20	μ A
			P60 to P63	Note 1		-200	μ A
	I_{LIL3}			Other than above		-3 Note 2	μ A

- Notes**
- When memory expansion mode is used by the memory expansion mode register (MM) with no on-chip pull-up resistor by mask option.
 - When pull-up resistors are not used (specified by mask option), the low-level input leakage current increases with -200 μ A (MAX.) under either of the following conditions.
 - <1> When the external device expansion function is used and a low level is input to the pin.
 - <2> During the 3-clock period when a read instruction is executed on port 6 (P6) and the port mode register (PM6).

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

DC Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Output leakage current high	I_{LOH1}	$V_{OUT} = V_{DD}$				3	μA
Output leakage current low	I_{LOL}	$V_{OUT} = 0$ V				-3	μA
Mask option pull-up resistor	R_1	$V_{IN} = 0$ V, P60 to P63		20	40	90	k Ω
Software pull-up resistor	R_2	$V_{IN} = 0$ V, P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67	$4.5 \text{ V} \leq V_{DD} \leq 6.0 \text{ V}$	15	40	90	k Ω
				15		90	k Ω
Power supply current Note 3	I_{DD1}	8.38 MHz Crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10\% \text{ Note 1}$		7.5	22.5	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\% \text{ Note 2}$		0.8	2.4	mA
	I_{DD2}	8.38 MHz Crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		1.4	4.2	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		550	1650	μA
	I_{DD3}	32.768 kHz Crystal oscillation operating mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		60	120	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		35	70	μA
	I_{DD4}	32.768 kHz Crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$		25	50	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		5	10	μA
	I_{DD5}	XT1 = 0 V STOP mode When feedback resistor is used	$V_{DD} = 5.0 \text{ V} \pm 10\%$		1	20	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.5	10	μA
	I_{DD6}	XT1 = 0 V STOP mode When feedback resistor is unused	$V_{DD} = 5.0 \text{ V} \pm 10\%$		0.1	20	μA
			$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	10	μA

Notes 1. Operating in high-speed mode (when set the processor clock control register (PCC) to 00H).

2. Operating in low-speed mode (when set the PCC to 04H).

3. Port current are excluded.

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.





AC Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)

(1) Basic Operation

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Cycle time (Min. instruction execution time)	T_{CY}	Operating on main system clock	$V_{DD} = 4.5$ to 6.0 V	0.4		64	μ s
				0.96		64	μ s
		Operating on subsystem clock		40	122	125	μ s
TI, TI2 input frequency	f_{TI}	$V_{DD} = 4.5$ to 6.0 V		0		4	MHz
				0		275	kHz
TI, TI2 input high/ low-level width	t_{TIH} t_{TIL}	$V_{DD} = 4.5$ to 6.0 V		100			ns
				1.8			μ s
Interrupt input high/low-level width	t_{INTH}	INTP0		8/ f_{sam} ^{Note}			μ s
		INTP1 to INTP3		10			μ s
	t_{INTL}	KR0 to KR7		10			μ s
RESET low level width	t_{RSL}			10			μ s

Notes In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f_{sam} is possible between $f_x/2^{N+1}$, $f_x/64$ and $f_x/128$ (when $N = 0$ to 4).

 μ PD78001B, 78002B μ PD78P014 (Reference) T_{CY} vs V_{DD} (At main system clock operation) T_{CY} vs V_{DD} (At main system clock operation)

Remark ----- indicates $T_A = -40$ to $+40$ °C
——— indicates $T_A = -40$ to $+85$ °C

Caution The operation guaranteed range of the μ PD78001B, and 78002B differs from that of the μ PD78P014.

(2) Read/Write Operation ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t_{ASTH}		$0.5t_{CY}$		ns
Address setup time	t_{ADS}		$0.5t_{CY}-30$		ns
Address hold time	t_{ADH}	Load resistance $\geq 5\text{ k}\Omega$	10		ns
Data input time from address	t_{ADD1}			$(2+2n)t_{CY}-50$	ns
	t_{ADD2}		5	$(3+2n)t_{CY}-100$	ns
Data input time from $\overline{RD}\downarrow$	t_{RDD1}			$(1+2n)t_{CY}-25$	ns
	t_{RDD2}			$(2.5+2n)t_{CY}-100$	ns
Read data hold time	t_{RDH}		0		ns
\overline{RD} low-level width	t_{RDL1}		$(1.5+2n)t_{CY}-20$		ns
	t_{RDL2}		$(2.5+2n)t_{CY}-20$		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t_{RDWT1}			$0.5t_{CY}$	ns
	t_{RDWT2}			$1.5t_{CY}$	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t_{WRWT}			$0.5t_{CY}$	ns
\overline{WAIT} low-level width	t_{WTL}		$(0.5+2n)t_{CY}+10$	$(2+2n)t_{CY}$	ns
Write data setup time	t_{WDS}		100		ns
Write data hold time	t_{WDH}		5		ns
\overline{WR} low-level width	t_{WRW}		$(2.5+2n)t_{CY}-20$		ns
$\overline{RD}\downarrow$ delay time from ASTB \downarrow	t_{ASTRD}		$0.5t_{CY}-30$		ns
$\overline{WR}\downarrow$ delay time from ASTB \downarrow	t_{ASTWR}		$1.5t_{CY}-30$		ns
ASTB \uparrow delay time from $\overline{RD}\uparrow$ in external fetch	t_{RDAST}		$t_{CY}-10$	$t_{CY}+40$	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t_{RDADH}		t_{CY}	$t_{CY}+50$	ns
Write data output time from $\overline{RD}\uparrow$	t_{RDWD}		10		ns
$\overline{WR}\downarrow$ delay time from write data	t_{WDWR}	$V_{DD} = 4.5$ to 6.0 V	$0.5t_{CY}-120$	$0.5t_{CY}$	ns
			$0.5t_{CY}-170$	$0.5t_{CY}$	ns
Address hold time from $\overline{WR}\uparrow$	t_{WRADH}	$V_{DD} = 4.5$ to 6.0 V	t_{CY}	$t_{CY}+60$	ns
			t_{CY}	$t_{CY}+100$	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTRD}		$0.5t_{CY}$	$2.5t_{CY}+80$	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTWR}		$0.5t_{CY}$	$2.5t_{CY}+80$	ns

Remarks 1. $t_{CY} = T_{CY}/4$

2. n indicates number of waits.

3. $C_L = 100\text{ pF}$ (C_L indicates load capacitance of P40/AD0 to P47/AD7, P50/A8 to P57/A15, P64/RD, P65/WR, P66/WAIT, P67/ASTB pins).

(3) Serial Interface ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 6.0 V)(a) 3-wire serial I/O mode ($SCK0$... Internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$SCK0$ cycle time	t_{KCY1}	$V_{DD} = 4.5$ to 6.0 V		800			ns
				3200			ns
$SCK0$ high/low-level width	t_{KH1}	$V_{DD} = 4.5$ to 6.0 V		$t_{KCY1}/2$ –50			ns
				$t_{KCY1}/2$ –150			ns
SI0 setup time (to $SCK0\uparrow$)	t_{SIK1}			100			ns
SI0 hold time (from $SCK0\uparrow$)	t_{KSI1}			400			ns
SO0 output delay time from $SCK0\downarrow$	t_{KSO1}	<small>Note C = 100 pF</small>	$V_{DD} = 4.5$ to 6.0 V			300	ns
						1000	ns

Note C is the load capacitance of SO0 output line.

(b) 3-wire serial I/O mode ($SCK0$... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$SCK0$ cycle time	t_{KCY2}	$V_{DD} = 4.5$ to 6.0 V		800			ns
				3200			ns
$SCK0$ high/low-level width	t_{KH2}	$V_{DD} = 4.5$ to 6.0 V		400			ns
				1600			ns
SI0 setup time (to $SCK0\uparrow$)	t_{SIK2}			100			ns
SI0 hold time (from $SCK0\uparrow$)	t_{KSI2}			400			ns
SO0 output delay time from $SCK0\downarrow$	t_{KSO2}	<small>Note C = 100 pF</small>	$V_{DD} = 4.5$ to 6.0 V			300	ns
						1000	ns
$SCK0$ rise, fall time	t_{R2}	When external device expansion function is used				160	ns
		When external device expansion function is not used				1000	ns

Note C is the load capacitance of SO0 output line.

(c) SBI mode ($\overline{\text{SCK}0}$... Internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK}0}$ cycle time	$t_{\text{KCY}3}$	$V_{DD} = 4.5$ to 6.0 V		800			ns	
				3200			ns	
$\overline{\text{SCK}0}$ high/low-level width	$t_{\text{KH}3}$	$V_{DD} = 4.5$ to 6.0 V		$t_{\text{KCY}3}/2$ –50			ns	
				$t_{\text{KCY}3}/2$ –150			ns	
SB0, SB1 setup time (to $\overline{\text{SCK}0}\uparrow$)	$t_{\text{SIK}3}$	$V_{DD} = 4.5$ to 6.0 V		100			ns	
				300			ns	
SB0, SB1 hold time from $\overline{\text{SCK}0}\downarrow$	$t_{\text{KSI}3}$			$t_{\text{KCY}3}/2$			ns	
SB0, SB1 output delay time (from $\overline{\text{SCK}0}\uparrow$)	$t_{\text{KS}03}$	$R = 1 \text{ k}\Omega$, <small>Note</small> $C = 100 \text{ pF}$	$V_{DD} = 4.5$ to 6.0 V	0		250	ns	
				0		1000	ns	
SB0, SB1 \downarrow from $\overline{\text{SCK}0}\uparrow$	$t_{\text{KS}B}$			$t_{\text{KCY}3}$			ns	
$\overline{\text{SCK}0}\downarrow$ from SB0, SB1 \downarrow	$t_{\text{SB}K}$			$t_{\text{KCY}3}$			ns	
SB0, SB1 high-level width	$t_{\text{SB}H}$			$t_{\text{KCY}3}$			ns	
SB0, SB1 low-level width	$t_{\text{SB}L}$			$t_{\text{KCY}3}$			ns	

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

(d) SBI mode ($\overline{\text{SCK}0}$... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK}0}$ cycle time	$t_{\text{KCY}4}$	$V_{DD} = 4.5$ to 6.0 V		800			ns	
				3200			ns	
$\overline{\text{SCK}0}$ high/low-level width	$t_{\text{KH}4}$	$V_{DD} = 4.5$ to 6.0 V		400			ns	
				1600			ns	
SB0, SB1 setup time (to $\overline{\text{SCK}0}\uparrow$)	$t_{\text{SIK}4}$	$V_{DD} = 4.5$ to 6.0 V		100			ns	
				300			ns	
SB0, SB1 hold time (from $\overline{\text{SCK}0}\downarrow$)	$t_{\text{KSI}4}$			$t_{\text{KCY}4}/2$			ns	
SB0, SB1 output delay time from $\overline{\text{SCK}0}\uparrow$	$t_{\text{KS}04}$	$R = 1 \text{ k}\Omega$, <small>Note</small> $C = 100 \text{ pF}$	$V_{DD} = 4.5$ to 6.0 V	0		300	ns	
				0		1000	ns	
SB0, SB1 \downarrow from $\overline{\text{SCK}0}\uparrow$	$t_{\text{KS}B}$			$t_{\text{KCY}4}$			ns	
$\overline{\text{SCK}0}\downarrow$ from SB0, SB1 \downarrow	$t_{\text{SB}K}$			$t_{\text{KCY}4}$			ns	
SB0, SB1 high-level width	$t_{\text{SB}H}$			$t_{\text{KCY}4}$			ns	
SB0, SB1 low-level width	$t_{\text{SB}L}$			$t_{\text{KCY}4}$			ns	
$\overline{\text{SCK}0}$ rise, fall time	$t_{\text{R}4}$	When external device expansion function is used				160	ns	
		When external device expansion function is not used				1000	ns	

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

(e) 2-wire serial I/O mode ($\overline{\text{SCK}0}$... Internal clock output)





Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}0}$ cycle time	$t_{\text{KCY}5}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		1600			ns
				3800			ns
$\overline{\text{SCK}0}$ high-level width	$t_{\text{KH}5}$	$R = 1 \text{ k}\Omega, C = 100 \text{ pF}$ Note		$t_{\text{KCY}5}/2-50$			ns
$\overline{\text{SCK}0}$ low-level width	$t_{\text{KL}5}$			$t_{\text{KCY}5}/2-50$			ns
SB0, SB1 setup time (to $\overline{\text{SCK}0} \uparrow$)	$t_{\text{SIK}5}$			300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}0} \uparrow$)	$t_{\text{KS}5}$			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK}0} \downarrow$	$t_{\text{KS}05}$	$R = 1 \text{ k}\Omega,$ <small>Note</small> $C = 100 \text{ pF}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0		250	ns
				0		1000	ns

Note R and C are the load resistance and load capacitance of the $\overline{\text{SCK}0}$, SB0 and SB1 output line.

(f) 2-wire serial I/O mode ($\overline{\text{SCK}0}$... External clock input)


Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK}0}$ cycle time	$t_{\text{KCY}6}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		1600			ns	
				3800			ns	
$\overline{\text{SCK}0}$ high-level width	$t_{\text{KH}6}$			650			ns	
$\overline{\text{SCK}0}$ low-level width	$t_{\text{KL}6}$			800			ns	
SB0, SB1 setup time (to $\overline{\text{SCK}0} \uparrow$)	$t_{\text{SIK}6}$			100			ns	
SB0, SB1 hold time (from $\overline{\text{SCK}0} \uparrow$)	$t_{\text{KS}16}$			$t_{\text{KCY}6}/2$			ns	
SB0, SB1 output delay time from $\overline{\text{SCK}0} \downarrow$	$t_{\text{KS}06}$	$R = 1 \text{ k}\Omega,$ <small>Note</small> $C = 100 \text{ pF}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0		300	ns	
				0		1000	ns	
$\overline{\text{SCK}0}$ rise, fall time	$t_{\text{R}6}$	When external device expansion function is used		.		160	ns	
		When external device expansion function is not used				1000	ns	

Note R and C are the load resistance and load capacitance of the $\overline{\text{SCK}0}$, SB0 and SB1 output line.


AC Timing Test Point (Excluding X1, XT1 Input)**Clock Timing****TI Timing**



Read/Write Operation

External fetch (no wait):




External fetch (wait insertion):




External data access (No wait):

External data access (Wait insertion):


Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (Bus release signal transfer):



SBI mode (Command signal transfer):





2-wire serial I/O mode:





Data Memory Stop Mode Low Supply Voltage Data Retention Characteristics ($T_A = -40$ to $+85$ °C)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		2.0		6.0	V
Data retention supply current	I_{DDDR}	$V_{DDDR} = 2.0$ V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μ A
Release signal set time	t_{SREL}		0			μ s
Oscillation stabilization wait time	t_{WAIT}	Release by $\overline{\text{RESET}}$ Release by interrupt		$2^{18}/f_x$		ms
				Note		ms


Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of $2^{13}/f_x$ and $2^{15}/f_x$ to $2^{18}/f_x$ is possible.



Data Retention Timing (STOP Mode Release by $\overline{\text{RESET}}$)

Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)






Interrupt Input Timing**RESET Input Timing**

12. CHARACTERISTIC CURVE (REFERENCE VALUES)

I_{DD} vs V_{DD} (Main System Clock : 8.38 MHz)

I_{DD} vs V_{DD} (Main System Clock : 4.19 MHz)


I_{DD} vs f_xI_{DD} vs f_x

V_{OL} vs I_{OL} (Port 0, 2 to 5, P64 to P67)V_{OL} vs I_{OL} (P60 to P63)V_{OL} vs I_{OL} (Port 1)V_{OH} vs I_{OH} (Port 0 to 5, P64 to P67)

13. PACKAGE DRAWINGS

DRAWINGS OF MASS-PRODUCTION PRODUCT PACKAGES (1/2)

64-PIN PLASTIC SHRINK DIP (750 mil)



NOTE


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50 \pm 0.10	0.020 $^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2 \pm 0.3	0.126 \pm 0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 $^{+0.10}_{-0.05}$	0.010 $^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

Caution Dimensions and materials of ES products are different from those of mass-production products. Refer to DRAWINGS OF ES PRODUCT PACKAGES (1/2).

DRAWINGS OF MASS-PRODUCTION PRODUCT PACKAGES (2/2)

64-PIN PLASTIC QFP (\square 14)

NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.


P64GC-80-AB8-2

ITEM	MILLIMETERS	INCHES
A	17.6 ± 0.4	0.693 ± 0.016
B	14.0 ± 0.2	$0.551^{+0.009}_{-0.008}$
C	14.0 ± 0.2	$0.551^{+0.009}_{-0.008}$
D	17.6 ± 0.4	0.693 ± 0.016
F	1.0	0.039
G	1.0	0.039
H	0.35 ± 0.10	$0.014^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8 ± 0.2	0.071 ± 0.008
L	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
M	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
P	2.55	0.100
Q	0.1 ± 0.1	0.004 ± 0.004
S	2.85 MAX.	0.112 MAX.

Caution Dimensions and materials are different from those of mass-production products. Refer to DRAWINGS OF ES PRODUCT PACKAGES (2/2).

DRAWINGS OF ES PRODUCT PACKAGES (1/2)

64PIN CERAMIC SHRINK DIP (SEAM WELD) (750 mil)



NOTES


- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

P64D-70-750A1

ITEM	MILLIMETERS	INCHES
A	58.16 MAX.	2.290 MAX.
B	1.521 MAX.	0.060 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.46 ± 0.05	0.018 ± 0.002
F	0.8 MIN.	0.031 MIN.
G	3.5 ± 0.3	0.138 ± 0.012
H	1.02 MIN.	0.040 MIN.
I	3.14	0.124
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	18.8	0.740
M	0.25 ± 0.05	$0.010^{+0.002}_{-0.003}$
N	0.25	0.01

DRAWINGS OF ES PRODUCT PACKAGES (2/2)

64 PIN CERAMIC QFP (14 × 14) (FOR ES)



14. RECOMMENDED SOLDERING CONDITIONS

The μ PD78001B/78002B should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document “**Semiconductor Device Mounting Technology Manual**” (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 14-1. Surface Mounting Type Soldering Conditions

μ PD78001BGC-xxxx-AB8 : 64-Pin Plastic QFP (14 × 14 mm)

μ PD78002BGC-xxxx-AB8 : 64-Pin Plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max. < Points to note > (1) Start the second reflow after the device temperature by the first reflow returns to normal. (2) Flux washing by the water after the first reflow should be avoided.	IR35-00-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Twice max. < Points to note > (1) Start the second reflow after the device temperature by the first reflow returns to normal. (2) Flux washing by the water after the first reflow should be avoided.	VP15-00-2
Pin part heating	Pin temperature: 300°C max., Duration: 3 sec. max. (per device side)	—

Caution Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 14-2. Insertion Type Soldering Conditions

μ PD78001BCW-xxxx : 64-Pin Plastic Shrink DIP (750 mil)

μ PD78002BCW-xxxx : 64-Pin Plastic Shrink DIP (750 mil)

Soldering Method	Soldering Conditions
Wave soldering (Pin only)	Solder bath temperature: 260°C max., Duration: 10 sec. max.
Pin part heating	Pin temperature: 300°C max., Duration: 3 sec. max. (per pin)

Caution Wave soldering is only for the pins in order that jet solder can not contact with the chip directly.

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78001B, 78002B.

Language Processing Software

RA78K/0 Note 1, 2, 3	78K/0 series common assembler package
CC78K/0 Note 1, 2, 3	78K/0 series common C compiler package
DF78002 Note 1, 2, 3	μ PD78002 subseries device file
CC78K/0-L Note 1, 2, 3	78K/0 series common C compiler library source file

PROM Programming Tools

PG-1500	PROM programmer
PA-78P014CW PA-78P014GC	Programmer adapter connected to PG-1500
PG-1500 controller Note 1, 2	PG-1500 control program

Debugging Tools

IE-78000-R	78K/0 series common in-circuit emulator
IE-78000-R-BK	78K/0 series common break board
IE-78014-R-EM	μ PD78002/78014 subseries evaluation emulation board ($V_{DD} = 5.0$ V)
IE-78014-R-EM-A	μ PD78002, 78014, 78018F subseries evaluation emulation board ($V_{DD} = 3.0$ to 6.0)
EP-78240CW-R EP-78240GC-R	Emulation probe common to μ PD78244 subseries
EV-9200GC-64	Socket to be mounted on user system board created for the 64-pin plastic QFP
SM78K/0 Note 4, 5	78K/0 series common system simulator
SD78K/0 Note 1, 2	IE-78000-R screen debugger
DF78002 Note 1, 2, 4, 5	μ PD78002 subseries device file

Real-time OS

MX78K0 Note 1, 2, 3	78K/0 series OS
---------------------	-----------------

Fuzzy Inference Development Support System

FE9000 Note 1/FE9200 Note 5	Fuzzy knowledge data creation tool
FT9080 Note 1/FT9085 Note 2	Translator
FI78K0 Note 1, 2	Fuzzy inference module
FD78K0 Note 1, 2	Fuzzy inference debugger



- Notes**
1. PC-9800 series (MS-DOSTM) based.
 2. IBM PC/ATTM (PC DOSTM) based.
 3. HP9000 series 300TM, HP9000 series 700TM (HP-UXTM) based, SPARCstationTM, (SunOSTM) based, EWS-4800 series (EWS-UX/V) based.
 4. PC-9800 series (MS-DOS + WindowsTM) based.
 5. IBM PC/AT (PC DOS + Windows) based.

- Remarks**
1. For development tools manufactured by a third party, see **78K/0 Series Selection Guide (IF-1185)**.
 2. RA78K/0, CC78K/0, SM78K0, and SD78K/0 are used in combination with DF78002.



APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document No.	
	Japanese	English
μPD78002, 78002Y Subseries User's Manual	U10039J	IEU-1334
78K/0 Series User's Manual - Instruction	IEU-849	IEU-1372
78K/0 Series Instruction List	IEM-5522	—
78K/0 Series Instruction Set	IEM-5521	—
μPD78002, 78002Y Subseries Special Function Register List	IEM-5547	—
78K/0 Series Application Note	Fundamental (I)	IEA-715
		IEA-1288

Development Tools Documents (User's Manual)

Document Name	Document No.	
	Japanese	English
RA78K Series Assembler Package	Operation	EEU-809
	Language	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-817
CC78K Series C Compiler	Operation	EEU-656
	Language	EEU-655
CC78K/0 C Compiler Application Note	Programming Know-how	EEA-618
CC78K Series Library Source File	EEU-777	—
PG-1500 PROM Programmer	EEU-651	EEU-1335
PG-1500 Controller PC-9800 Series (MS-DOS) Base	EEU-704	Planned to publish
PG-1500 Controller IBM PC Series (PC DOS) Base	EEU-5008	EEU-1291
IE-78000-R	EEU-810	EEU-1398
IE-78000-R-BK	EEU-867	EEU-1427
IE-78014-R-EM	EEU-805	EEU-1400
IE-78014-R-EM-A	EEU-962	EEU-1487
EP-78240	EEU-986	EEU-1513
SM78K0 System Simulator	Reference	EEU-5002
SM78K Series System Simulator	External Parts User-open Interface Specification	U10092J
SD78K/0 Screen Debugger	Introduction	EEU-852
PC-9800 Series (MS-DOS) Base	Reference	EEU-816
SD78K/0 Screen Debugger	Introduction	EEU-5024
IBM PC/AT (PC DOS) Base	Reference	EEU-993
		EEU-1414
		EEU-1413

Embedded Software Documents (User's Manual)

Document Name	Document No.	
	Japanese	English
78K/0 Series OS MX78K0	EEU-5010	—
Fuzzy Knowledge Data Creation Tool	EEU-829	EEU-1438
78K/0, 78K/II, 87AD Series Fuzzy Inference Development Support System - Translator	EEU-862	EEU-1444
78K/0 Series Fuzzy Inference Development Support System - Fuzzy Inference Module	EEU-858	EEU-1441
78K/0 Series Fuzzy Inference Development Support System - Fuzzy Inference Debugger	EEU-921	EEU-1458

Caution The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.

Other Documents

Document Name	Document No.	
	Japanese	English
Package Manual	IEI-635	IEI-1213
Semiconductor Device Mounting Technology Manual	IEI-616	IEI-1207
Quality Grades on NEC Semiconductor Device	IEI-620	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	IEM-5068	—
Electrostatic Discharge (ESD) Test	MEM-539	—
Guide to Quality Assurance for Semiconductor Device	MEI-603	MEI-1202
Guide for Products Related to Micro-Computer: Other Companies	MEI-604	—

Caution The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.